Home
last modified time | relevance | path

Searched refs:dsa_state (Results 1 - 24 of 24) sorted by relevance

/third_party/mesa3d/src/gallium/drivers/r300/
H A Dr300_render_stencilref.c51 struct r300_dsa_state *dsa = (struct r300_dsa_state*)r300->dsa_state.state; in r300_stencilref_needed()
63 struct r300_dsa_state *dsa = (struct r300_dsa_state*)r300->dsa_state.state; in r300_stencilref_begin()
81 struct r300_dsa_state *dsa = (struct r300_dsa_state*)r300->dsa_state.state; in r300_stencilref_switch_side()
88 r300_mark_atom_dirty(r300, &r300->dsa_state); in r300_stencilref_switch_side()
96 struct r300_dsa_state *dsa = (struct r300_dsa_state*)r300->dsa_state.state; in r300_stencilref_end()
104 r300_mark_atom_dirty(r300, &r300->dsa_state); in r300_stencilref_end()
H A Dr300_hyperz.c43 struct r300_dsa_state *dsa = r300->dsa_state.state; in r300_get_hiz_func()
65 struct r300_dsa_state *dsa = r300->dsa_state.state; in r300_get_sc_hz_max()
73 struct r300_dsa_state *dsa = r300->dsa_state.state; in r300_is_hiz_func_valid()
100 struct r300_dsa_state *dsa = r300->dsa_state.state; in r300_hiz_allowed()
136 struct r300_dsa_state *dsa = r300->dsa_state.state; in r300_update_hyperz()
264 if (util_writes_depth_stencil(r300->dsa_state.state) && in r300_update_ztop()
265 (r300_dsa_alpha_test_enabled(r300->dsa_state.state) || /* (1) */ in r300_update_ztop()
H A Dr300_state.c550 r300_mark_atom_dirty(r300, &r300->dsa_state); in r300_bind_blend_state()
785 (struct r300_dsa_state*)r300->dsa_state.state; in r300_dsa_inject_stencilref()
808 UPDATE_STATE(state, r300->dsa_state); in r300_bind_dsa_state()
829 r300_mark_atom_dirty(r300, &r300->dsa_state); in r300_set_stencil_ref()
866 r300_mark_atom_dirty(r300, &r300->dsa_state); /* for AlphaRef */ in r300_mark_fb_state_dirty()
956 r300_mark_atom_dirty(r300, &r300->dsa_state); in r300_set_framebuffer_state()
1402 r300_mark_atom_dirty(r300, &r300->dsa_state); in r300_bind_rs_state()
H A Dr300_context.h506 struct r300_atom dsa_state; member
H A Dr300_context.c181 R300_INIT_ATOM(dsa_state, is_r500 ? 10 : 6); in r300_setup_atoms()
H A Dr300_blit.c64 util_blitter_save_depth_stencil_alpha(r300->blitter, r300->dsa_state.state); in r300_blitter_begin()
/third_party/mesa3d/src/gallium/drivers/zink/
H A Dzink_draw.cpp422 struct zink_depth_stencil_alpha_state *dsa_state = ctx->dsa_state; in zink_draw() local
641 VKCTX(CmdSetDepthBoundsTestEnableEXT)(batch->state->cmdbuf, dsa_state->hw_state.depth_bounds_test); in zink_draw()
642 if (dsa_state->hw_state.depth_bounds_test) in zink_draw()
644 dsa_state->hw_state.min_depth_bounds, in zink_draw()
645 dsa_state->hw_state.max_depth_bounds); in zink_draw()
646 VKCTX(CmdSetDepthTestEnableEXT)(batch->state->cmdbuf, dsa_state->hw_state.depth_test); in zink_draw()
647 if (dsa_state->hw_state.depth_test) in zink_draw()
648 VKCTX(CmdSetDepthCompareOpEXT)(batch->state->cmdbuf, dsa_state->hw_state.depth_compare_op); in zink_draw()
649 VKCTX(CmdSetDepthWriteEnableEXT)(batch->state->cmdbuf, dsa_state in zink_draw()
[all...]
H A Dzink_state.c524 bool prev_zwrite = ctx->dsa_state ? ctx->dsa_state->hw_state.depth_write : false; in zink_bind_depth_stencil_alpha_state()
525 ctx->dsa_state = cso; in zink_bind_depth_stencil_alpha_state()
529 if (state->dyn_state1.depth_stencil_alpha_state != &ctx->dsa_state->hw_state) { in zink_bind_depth_stencil_alpha_state()
530 state->dyn_state1.depth_stencil_alpha_state = &ctx->dsa_state->hw_state; in zink_bind_depth_stencil_alpha_state()
535 if (prev_zwrite != (ctx->dsa_state ? ctx->dsa_state->hw_state.depth_write : false)) { in zink_bind_depth_stencil_alpha_state()
H A Dzink_render_pass.c341 bool needs_write_z = (ctx->dsa_state && ctx->dsa_state->hw_state.depth_write) || in zink_init_zs_attachment()
348 if (!needs_write_z && (!ctx->dsa_state || !ctx->dsa_state->base.depth_enabled)) in zink_init_zs_attachment()
H A Dzink_context.h238 struct zink_depth_stencil_alpha_state *dsa_state; member
H A Dzink_blit.c403 util_blitter_save_depth_stencil_alpha(ctx->blitter, ctx->dsa_state); in zink_blit_begin()
H A Dzink_context.c2674 if (screen->info.have_EXT_extended_dynamic_state && ctx->dsa_state) in reapply_color_write()
2675 VKCTX(CmdSetDepthWriteEnableEXT)(ctx->batch.state->cmdbuf, ctx->disable_color_writes ? VK_FALSE : ctx->dsa_state->hw_state.depth_write); in reapply_color_write()
/third_party/mesa3d/src/gallium/drivers/virgl/
H A Dvirgl_encode.c403 const struct pipe_depth_stencil_alpha_state *dsa_state) in virgl_encode_dsa_state()
410 tmp = VIRGL_OBJ_DSA_S0_DEPTH_ENABLE(dsa_state->depth_enabled) | in virgl_encode_dsa_state()
411 VIRGL_OBJ_DSA_S0_DEPTH_WRITEMASK(dsa_state->depth_writemask) | in virgl_encode_dsa_state()
412 VIRGL_OBJ_DSA_S0_DEPTH_FUNC(dsa_state->depth_func) | in virgl_encode_dsa_state()
413 VIRGL_OBJ_DSA_S0_ALPHA_ENABLED(dsa_state->alpha_enabled) | in virgl_encode_dsa_state()
414 VIRGL_OBJ_DSA_S0_ALPHA_FUNC(dsa_state->alpha_func); in virgl_encode_dsa_state()
418 tmp = VIRGL_OBJ_DSA_S1_STENCIL_ENABLED(dsa_state->stencil[i].enabled) | in virgl_encode_dsa_state()
419 VIRGL_OBJ_DSA_S1_STENCIL_FUNC(dsa_state->stencil[i].func) | in virgl_encode_dsa_state()
420 VIRGL_OBJ_DSA_S1_STENCIL_FAIL_OP(dsa_state->stencil[i].fail_op) | in virgl_encode_dsa_state()
421 VIRGL_OBJ_DSA_S1_STENCIL_ZPASS_OP(dsa_state in virgl_encode_dsa_state()
401 virgl_encode_dsa_state(struct virgl_context *ctx, uint32_t handle, const struct pipe_depth_stencil_alpha_state *dsa_state) virgl_encode_dsa_state() argument
[all...]
H A Dvirgl_encode.h207 const struct pipe_depth_stencil_alpha_state *dsa_state);
H A Dvirgl_context.c449 void *dsa_state) in virgl_delete_depth_stencil_alpha_state()
452 uint32_t handle = (unsigned long)dsa_state; in virgl_delete_depth_stencil_alpha_state()
448 virgl_delete_depth_stencil_alpha_state(struct pipe_context *ctx, void *dsa_state) virgl_delete_depth_stencil_alpha_state() argument
/third_party/mesa3d/src/gallium/frontends/lavapipe/
H A Dlvp_execute.c107 struct pipe_depth_stencil_alpha_state dsa_state; member
449 cso_set_depth_stencil_alpha(state->cso, &state->dsa_state); in emit_state()
748 state->dsa_state.depth_enabled = ps->ds->depth.test_enable; in handle_graphics_pipeline()
750 state->dsa_state.depth_writemask = ps->ds->depth.write_enable; in handle_graphics_pipeline()
752 state->dsa_state.depth_func = ps->ds->depth.compare_op; in handle_graphics_pipeline()
754 state->dsa_state.depth_bounds_test = ps->ds->depth.bounds_test.enable; in handle_graphics_pipeline()
757 state->dsa_state.depth_bounds_min = ps->ds->depth.bounds_test.min; in handle_graphics_pipeline()
758 state->dsa_state.depth_bounds_max = ps->ds->depth.bounds_test.max; in handle_graphics_pipeline()
762 state->dsa_state.stencil[0].enabled = ps->ds->stencil.test_enable; in handle_graphics_pipeline()
763 state->dsa_state in handle_graphics_pipeline()
[all...]
/third_party/mesa3d/src/gallium/frontends/nine/
H A Dnine_pipe.c30 nine_convert_dsa_state(struct pipe_depth_stencil_alpha_state *dsa_state, in nine_convert_dsa_state() argument
72 *dsa_state = dsa; in nine_convert_dsa_state()
/third_party/mesa3d/src/gallium/drivers/r600/
H A Dr600_hw_context.c395 if (ctx->dsa_state.cso) in r600_begin_new_cs()
396 r600_mark_atom_dirty(ctx, &ctx->dsa_state.atom); in r600_begin_new_cs()
H A Dr600_state_common.c321 struct r600_dsa_state *dsa = (struct r600_dsa_state*)rctx->dsa_state.cso; in r600_set_pipe_stencil_ref()
346 r600_set_cso_state_with_cb(rctx, &rctx->dsa_state, NULL, NULL); in r600_bind_dsa_state()
350 r600_set_cso_state_with_cb(rctx, &rctx->dsa_state, dsa, &dsa->buffer); in r600_bind_dsa_state()
540 if (rctx->dsa_state.cso == state) { in r600_delete_dsa_state()
H A Dr600_pipe.h536 struct r600_cso_state dsa_state; member
H A Dr600_blit.c77 util_blitter_save_depth_stencil_alpha(rctx->blitter, rctx->dsa_state.cso); in r600_blitter_begin()
H A Dr600_state.c3091 r600_init_atom(rctx, &rctx->dsa_state.atom, id++, r600_emit_cso_state, 0); in r600_init_state_functions()
H A Devergreen_state.c4470 r600_init_atom(rctx, &rctx->dsa_state.atom, id++, r600_emit_cso_state, 0); in evergreen_init_state_functions()
/third_party/mesa3d/src/gallium/drivers/d3d12/
H A Dd3d12_context.cpp480 void *dsa_state) in d3d12_delete_depth_stencil_alpha_state()
482 d3d12_gfx_pipeline_state_cache_invalidate(d3d12_context(pctx), dsa_state); in d3d12_delete_depth_stencil_alpha_state() local
483 FREE(dsa_state); in d3d12_delete_depth_stencil_alpha_state()
479 d3d12_delete_depth_stencil_alpha_state(struct pipe_context *pctx, void *dsa_state) d3d12_delete_depth_stencil_alpha_state() argument

Completed in 53 milliseconds