Home
last modified time | relevance | path

Searched refs:ds_clear (Results 1 - 2 of 2) sorted by relevance

/third_party/mesa3d/src/amd/vulkan/
H A Dradv_meta_clear.c280 for (uint32_t i = 0; i < ARRAY_SIZE(state->ds_clear); ++i) { in radv_device_finish_meta_clear_state()
283 state->ds_clear[i].depth_only_pipeline[j], &state->alloc); in radv_device_finish_meta_clear_state()
285 state->ds_clear[i].stencil_only_pipeline[j], &state->alloc); in radv_device_finish_meta_clear_state()
287 state->ds_clear[i].depthstencil_pipeline[j], &state->alloc); in radv_device_finish_meta_clear_state()
290 state->ds_clear[i].depth_only_unrestricted_pipeline[j], in radv_device_finish_meta_clear_state()
293 state->ds_clear[i].stencil_only_unrestricted_pipeline[j], in radv_device_finish_meta_clear_state()
296 state->ds_clear[i].depthstencil_unrestricted_pipeline[j], in radv_device_finish_meta_clear_state()
555 ? &meta_state->ds_clear[samples_log2].depthstencil_unrestricted_pipeline[index] in pick_depthstencil_pipeline()
556 : &meta_state->ds_clear[samples_log2].depthstencil_pipeline[index]; in pick_depthstencil_pipeline()
560 ? &meta_state->ds_clear[samples_log in pick_depthstencil_pipeline()
[all...]
H A Dradv_private.h484 } ds_clear[MAX_SAMPLES_LOG2]; member

Completed in 6 milliseconds