/third_party/musl/src/thread/arm/ |
H A D | atomics.s | 36 dmb ish 70 dmb ish 76 dmb ish
|
/third_party/node/deps/v8/src/compiler/backend/arm/ |
H A D | code-generator-arm.cc | 331 __ dmb(ISH); \ 336 __ dmb(ISH); \ 338 if (order == AtomicMemoryOrder::kSeqCst) __ dmb(ISH); \ 345 __ dmb(ISH); \ 351 __ dmb(ISH); \ 359 __ dmb(ISH); \ 368 __ dmb(ISH); \ 375 __ dmb(ISH); \ 383 __ dmb(ISH); \ 390 __ dmb(IS [all...] |
/third_party/node/deps/v8/src/wasm/baseline/arm/ |
H A D | liftoff-assembler-arm.h | 906 __ dmb(ISH); in AtomicOp32() 914 __ dmb(ISH); in AtomicOp32() 1038 __ dmb(ISH); in AtomicOp64() 1056 __ dmb(ISH); in AtomicOp64() 1082 dmb(ISH); in AtomicLoad() 1098 dmb(ISH); in AtomicLoad() 1114 dmb(ISH); in AtomicStore() 1116 dmb(ISH); in AtomicStore() 1241 __ dmb(ISH); in AtomicI64CompareExchange() 1251 __ dmb(IS in AtomicI64CompareExchange() [all...] |
/third_party/mesa3d/src/gallium/drivers/zink/ |
H A D | zink_context.c | 3549 VkMemoryBarrier2 dmb = {0}; in zink_texture_barrier() local 3550 dmb.sType = VK_STRUCTURE_TYPE_MEMORY_BARRIER_2; in zink_texture_barrier() 3551 dmb.pNext = NULL; in zink_texture_barrier() 3552 dmb.srcAccessMask = VK_ACCESS_COLOR_ATTACHMENT_WRITE_BIT; in zink_texture_barrier() 3553 dmb.dstAccessMask = dst; in zink_texture_barrier() 3554 dmb.srcStageMask = VK_PIPELINE_STAGE_COLOR_ATTACHMENT_OUTPUT_BIT; in zink_texture_barrier() 3555 dmb.dstStageMask = VK_PIPELINE_STAGE_2_FRAGMENT_SHADER_BIT; in zink_texture_barrier() 3556 dep.pMemoryBarriers = &dmb; in zink_texture_barrier() 3561 dmb.dstAccessMask |= VK_ACCESS_2_DEPTH_STENCIL_ATTACHMENT_READ_BIT; in zink_texture_barrier() 3562 dmb in zink_texture_barrier() [all...] |
/third_party/node/deps/openssl/openssl/crypto/sha/asm/ |
H A D | sha1-armv4-large.pl | 546 @ dmb @ errata #451034 on early Cortex A8
|
H A D | sha512-armv4.pl | 625 dmb @ errata #451034 on early Cortex A8
|
/third_party/openssl/crypto/sha/asm/ |
H A D | sha512-armv4.pl | 625 dmb @ errata #451034 on early Cortex A8
|
H A D | sha1-armv4-large.pl | 546 @ dmb @ errata #451034 on early Cortex A8
|
/third_party/icu/ohos_icu4j/src/main/tests/ohos/global/icu/dev/test/lang/ |
H A D | UCharacterTest.java | 814 StringBuilder dmb=new StringBuilder(dmChars.length); in TestUnicodeData() 816 dmb.appendCodePoint(Integer.parseInt(dmc, 16)); in TestUnicodeData() 818 dm=dmb.toString(); in TestUnicodeData()
|
/third_party/icu/icu4j/main/tests/core/src/com/ibm/icu/dev/test/lang/ |
H A D | UCharacterTest.java | 811 StringBuilder dmb=new StringBuilder(dmChars.length); in TestUnicodeData() 813 dmb.appendCodePoint(Integer.parseInt(dmc, 16)); in TestUnicodeData() 815 dm=dmb.toString(); in TestUnicodeData()
|
/third_party/node/deps/v8/src/diagnostics/arm/ |
H A D | disasm-arm.cc | 2421 base::SNPrintF(out_buffer_ + out_buffer_pos_, "dmb %s", in DecodeMemoryHintsAndBarriers()
|
/third_party/skia/third_party/externals/swiftshader/third_party/subzero/src/ |
H A D | IceAssemblerARM32.h | 207 void dmb(IValueT Option); // Option is a 4-bit value.
|
H A D | IceInstARM32.cpp | 3163 "dmb" in emit() 3172 Asm->dmb(SyOption); in emitIAS() 3180 Func->getContext()->getStrDump() << "dmb\t" in dump()
|
H A D | IceAssemblerARM32.cpp | 1514 void AssemblerARM32::dmb(IValueT Option) { 1516 // dmb <option> 1519 assert(Utils::IsUint(4, Option) && "Bad dmb option");
|
/third_party/node/deps/v8/src/codegen/arm64/ |
H A D | macro-assembler-arm64-inl.h | 496 dmb(domain, type); in Dmb()
|
H A D | assembler-arm64.h | 931 void dmb(BarrierDomain domain, BarrierType type);
|
H A D | assembler-arm64.cc | 2600 void Assembler::dmb(BarrierDomain domain, BarrierType type) { in dmb() function in v8::internal::Assembler
|
/third_party/node/deps/v8/src/codegen/arm/ |
H A D | assembler-arm.h | 642 void dmb(BarrierOption option);
|
H A D | assembler-arm.cc | 2321 void Assembler::dmb(BarrierOption option) { in dmb() function in v8::internal::Assembler
|
/third_party/vixl/src/aarch32/ |
H A D | assembler-aarch32.h | 2198 void dmb(Condition cond, MemoryBarrier option); 2199 void dmb(MemoryBarrier option) { dmb(al, option); } in dmb() function in vixl::aarch32::Assembler
|
H A D | disasm-aarch32.h | 743 void dmb(Condition cond, MemoryBarrier option);
|
/third_party/node/deps/openssl/config/archs/linux-armv4/asm/crypto/sha/ |
H A D | sha1-armv4-large.S | 510 @ dmb @ errata #451034 on early Cortex A8
|
/third_party/node/deps/openssl/config/archs/linux-armv4/asm_avx2/crypto/sha/ |
H A D | sha1-armv4-large.S | 510 @ dmb @ errata #451034 on early Cortex A8
|
/third_party/vixl/src/aarch64/ |
H A D | assembler-aarch64.h | 2202 void dmb(BarrierDomain domain, BarrierType type);
|
H A D | assembler-aarch64.cc | 3231 void Assembler::dmb(BarrierDomain domain, BarrierType type) {
|