Home
Sort by
last modified time
|
relevance
|
path
Repository(s)
applications
arkcompiler
base
build
commonlibrary
developtools
device
docs
domains
drivers
foundation
ide
interface
kernel
napi_generator
productdefine
test
third_party
vendor
select all
invert selection
clear
Full Search
Search through all text tokens(words,strings,identifiers,numbers) in index.
Definition
Only finds symbol definitions(where e.g a variable(function,...) is defined).
Symbol
Only finds symbol(e.g. methods classes,function,variables).
File Path
Path of the source file(use "/").If you want just exact path,enclose it in "".Source files end with: .jar/.bz2/.a/.h/.java...
History
History log comments.
Type
Any
Bzip(2)
C
Clojure
C#
C++
ELF
Erlang
Image file
Fortran
Golang
GZIP
Haskell
Jar
Java
Java class
JavaScript
Lisp
Lua
Pascal
Perl
PHP
Plain Text
PL/SQL
Python
Rust
Scala
Shell script
SQL
Tar
Tcl
Troff
UUEncoded
Visual Basic
XML
Zip
Type of analyzer used to filter file types include with selected(e.g. just C sources).
Help
Searched
refs:dcc_offset
(Results
1 - 10
of
10
) sorted by relevance
/third_party/mesa3d/src/gallium/drivers/radeonsi/
H
A
D
si_clear.c
424
uint64_t
dcc_offset
= tex->surface.meta_offset;
in vi_dcc_get_clear_info()
local
440
dcc_offset
+= tex->surface.u.gfx9.meta_levels[level].offset;
in vi_dcc_get_clear_info()
482
dcc_offset
+= tex->surface.u.legacy.color.dcc_level[level].
dcc_offset
;
in vi_dcc_get_clear_info()
486
si_init_buffer_clear(out, dcc_buffer,
dcc_offset
, clear_size, clear_value);
in vi_dcc_get_clear_info()
H
A
D
si_texture.c
866
i, i < tex->surface.num_meta_levels, tex->surface.u.legacy.color.dcc_level[i].
dcc_offset
,
in si_print_texture_info()
1109
size = tex->surface.u.legacy.color.dcc_level[i].
dcc_offset
+
in si_texture_create_object()
H
A
D
si_descriptors.c
326
meta_va += tex->surface.u.legacy.color.dcc_level[base_level].
dcc_offset
;
in si_set_mutable_tex_desc_fields()
H
A
D
si_state.c
3412
cb_dcc_base += tex->surface.u.legacy.color.dcc_level[cb->base.u.tex.level].
dcc_offset
>> 8;
in si_emit_framebuffer_state()
/third_party/mesa3d/src/amd/common/
H
A
D
ac_surface.c
738
dcc_level->
dcc_offset
= 0;
in gfx6_compute_level()
753
dcc_level->
dcc_offset
= surf->meta_size;
in gfx6_compute_level()
755
surf->meta_size = dcc_level->
dcc_offset
+ AddrDccOut->dccRamSize;
in gfx6_compute_level()
2665
uint64_t
dcc_offset
= 0;
in ac_surface_get_bo_metadata()
local
2668
dcc_offset
= surf->display_dcc_offset ? surf->display_dcc_offset : surf->meta_offset;
in ac_surface_get_bo_metadata()
2669
assert((
dcc_offset
>> 8) != 0 && (
dcc_offset
>> 8) < (1 << 24));
in ac_surface_get_bo_metadata()
2673
*tiling_flags |= AMDGPU_TILING_SET(DCC_OFFSET_256B,
dcc_offset
>> 8);
in ac_surface_get_bo_metadata()
2795
/* Disable DCC.
dcc_offset
is always set by texture_from_handle
in ac_surface_set_umd_metadata()
H
A
D
ac_surface.h
101
uint32_t
dcc_offset
; /* relative offset within DCC mip tree */
member
/third_party/mesa3d/src/amd/vulkan/
H
A
D
radv_image.c
799
meta_va += plane->surface.u.legacy.color.dcc_level[base_level].
dcc_offset
;
in si_set_mutable_tex_desc_fields()
1377
uint64_t
dcc_offset
=
in radv_init_metadata()
local
1381
metadata->u.gfx9.dcc_offset_256b =
dcc_offset
>> 8;
in radv_init_metadata()
H
A
D
radv_meta_clear.c
1333
dcc_level->
dcc_offset
+ dcc_level->dcc_slice_fast_clear_size * range->baseArrayLayer;
in radv_clear_dcc()
H
A
D
radv_device.c
6335
va += plane->surface.u.legacy.color.dcc_level[iview->vk.base_mip_level].
dcc_offset
;
in radv_initialise_color_surface()
H
A
D
radv_cmd_buffer.c
9348
size = dcc_level->
dcc_offset
+ dcc_fast_clear_size;
in radv_init_dcc()
Completed in 59 milliseconds