Home
Sort by
last modified time
|
relevance
|
path
Repository(s)
applications
arkcompiler
base
build
commonlibrary
developtools
device
docs
domains
drivers
foundation
ide
interface
kernel
napi_generator
productdefine
test
third_party
vendor
select all
invert selection
clear
Full Search
Search through all text tokens(words,strings,identifiers,numbers) in index.
Definition
Only finds symbol definitions(where e.g a variable(function,...) is defined).
Symbol
Only finds symbol(e.g. methods classes,function,variables).
File Path
Path of the source file(use "/").If you want just exact path,enclose it in "".Source files end with: .jar/.bz2/.a/.h/.java...
History
History log comments.
Type
Any
Bzip(2)
C
Clojure
C#
C++
ELF
Erlang
Image file
Fortran
Golang
GZIP
Haskell
Jar
Java
Java class
JavaScript
Lisp
Lua
Pascal
Perl
PHP
Plain Text
PL/SQL
Python
Rust
Scala
Shell script
SQL
Tar
Tcl
Troff
UUEncoded
Visual Basic
XML
Zip
Type of analyzer used to filter file types include with selected(e.g. just C sources).
Help
Searched
refs:align16
(Results
1 - 21
of
21
) sorted by relevance
/third_party/mesa3d/src/intel/tools/tests/gen7.5/
H
A
D
math.asm
1
math sqrt(8) g25<1>.xF g24<4>.xF null<4>F {
align16
1Q };
4
math intmod(8) g21<1>.xyUD g1<0>.xUD g1<0>.yzzzUD {
align16
1Q };
5
math inv(8) g11<1>.xyzF g2<0>.xyzzF null<4>F {
align16
1Q };
12
math pow(8) g14<1>.xF g13<4>.xF g12<4>.xF {
align16
1Q };
17
math cos(8) g5<1>.yF g14<4>.xF null<4>F {
align16
1Q };
18
math sin(8) g21<1>.xF g16<4>.xF null<4>F {
align16
1Q };
19
math exp(8) g16<1>.xF g15<4>.xF null<4>F {
align16
1Q };
20
math log(8) g15<1>.xF g14<4>.xF null<4>F {
align16
1Q };
21
math intdiv(8) g10<1>D g1<0>.xD g1.4<0>D {
align16
1Q };
26
math intdiv(8) g14<1>.xyzUD g6<0>.xyzzUD g6.4<0>.xyzzUD {
align16
[all...]
H
A
D
while.asm
4
while(8) JIP: LABEL0 {
align16
1Q };
7
(-f0.0.x) while(8) JIP: LABEL0 {
align16
1Q };
H
A
D
if.asm
4
(+f0.0.x) if(8) JIP: LABEL2 UIP: LABEL1 {
align16
1Q };
6
(+f0.0) if(8) JIP: LABEL2 UIP: LABEL2 {
align16
1Q };
H
A
D
break.asm
3
break(8) JIP: LABEL0 UIP: LABEL1 {
align16
1Q };
7
(+f0.0.x) break(8) JIP: LABEL1 UIP: LABEL1 {
align16
1Q };
H
A
D
endif.asm
4
endif(8) JIP: LABEL1 {
align16
1Q };
H
A
D
else.asm
1
else(8) JIP: LABEL0 {
align16
1Q };
H
A
D
cont.asm
5
cont(8) JIP: LABEL2 UIP: LABEL2 {
align16
1Q };
/third_party/mesa3d/src/intel/tools/tests/gen7/
H
A
D
math.asm
3
math inv(8) g11<1>.xyzF g2<0>.xyzzF null<4>F {
align16
1Q };
4
math sqrt(8) g13<1>.xF g12<4>.xF null<4>F {
align16
1Q };
9
math intmod(8) g13<1>UD g6<0>UD g5.4<0>.zUD {
align16
1Q };
10
math pow(8) g14<1>.xF g13<4>.xF g12<4>.xF {
align16
1Q };
13
math cos(8) g5<1>.yF g14<4>.xF null<4>F {
align16
1Q };
14
math sin(8) g21<1>.xF g16<4>.xF null<4>F {
align16
1Q };
15
math exp(8) g16<1>.xF g15<4>.xF null<4>F {
align16
1Q };
16
math log(8) g15<1>.xF g14<4>.xF null<4>F {
align16
1Q };
17
math intdiv(8) g9<1>.xyD g1<0>.xD g1<0>.yzzzD {
align16
1Q };
20
math intdiv(8) g14<1>.xyzUD g6<0>.xyzzUD g6.4<0>.xyzzUD {
align16
[all...]
H
A
D
if.asm
1
(+f0.0.x) if(8) JIP: LABEL0 UIP: LABEL2 {
align16
1Q };
3
(+f0.0) if(8) JIP: LABEL2 UIP: LABEL1 {
align16
1Q };
H
A
D
break.asm
4
(+f0.0.x) break(8) JIP: LABEL1 UIP: LABEL2 {
align16
1Q };
8
break(8) JIP: LABEL2 UIP: LABEL2 {
align16
1Q };
H
A
D
else.asm
3
else(8) JIP: LABEL0 {
align16
1Q };
H
A
D
endif.asm
1
endif(8) JIP: LABEL1 {
align16
1Q };
H
A
D
while.asm
4
while(8) JIP: LABEL0 {
align16
1Q };
/third_party/mesa3d/src/intel/tools/tests/gen6/
H
A
D
while.asm
2
while(8) JIP: LABEL0 {
align16
1Q };
7
(-f0.0.x) while(8) JIP: LABEL0 {
align16
1Q };
H
A
D
if.asm
1
(+f0.0) if(8) JIP: LABEL0 {
align16
1Q };
5
(+f0.0.x) if(8) JIP: LABEL1 {
align16
1Q };
H
A
D
break.asm
1
break(8) JIP: LABEL1 UIP: LABEL2 {
align16
1Q };
8
(+f0.0.x) break(8) JIP: LABEL3 UIP: LABEL3 {
align16
1Q };
H
A
D
endif.asm
1
endif(8) JIP: LABEL1 {
align16
1Q };
H
A
D
else.asm
3
else(8) JIP: LABEL0 {
align16
1Q };
H
A
D
cont.asm
5
cont(8) JIP: LABEL2 UIP: LABEL2 {
align16
1Q };
/third_party/mesa3d/src/util/
H
A
D
u_pointer.h
96
align16
( void *unaligned )
in align16()
function
/third_party/mesa3d/src/intel/compiler/
H
A
D
brw_eu_emit.c
167
/* These are different sizes in align1 vs
align16
:
in brw_set_dest()
1253
const bool
align16
= brw_get_default_access_mode(p) == BRW_ALIGN_16;
in brw_F32TO16()
local
1260
(!
align16
|| devinfo->ver >= 8));
in brw_F32TO16()
1263
if (
align16
) {
in brw_F32TO16()
1305
bool
align16
= brw_get_default_access_mode(p) == BRW_ALIGN_16;
in brw_F16TO32()
local
1307
if (
align16
) {
in brw_F16TO32()
Completed in 8 milliseconds