| /third_party/node/deps/v8/src/wasm/baseline/mips/ |
| H A D | liftoff-assembler-mips.h | 125 assm->Usw(src.gp(), dst); in Store()
128 assm->Usw(src.low_gp(), in Store()
130 assm->Usw(src.high_gp(), in Store()
690 TurboAssembler::Usw(src.gp(), dst_op); in Store()
697 TurboAssembler::Usw(src.low_gp(), dst_op_lower); in Store()
698 TurboAssembler::Usw(src.high_gp(), dst_op_upper); in Store()
|
| /third_party/node/deps/v8/src/codegen/mips/ |
| H A D | macro-assembler-mips.cc | 1046 void TurboAssembler::Usw(Register rd, const MemOperand& rs) { in CallRecordWriteStub() function in v8::internal::TurboAssembler
1184 Usw(scratch, rs); in CallRecordWriteStub()
1212 Usw(scratch, MemOperand(rs.rm(), rs.offset() + Register::kMantissaOffset)); in CallRecordWriteStub()
1214 Usw(scratch, MemOperand(rs.rm(), rs.offset() + Register::kExponentOffset)); in CallRecordWriteStub()
|
| H A D | macro-assembler-mips.h | 667 void Usw(Register rd, const MemOperand& rs);
|
| /third_party/node/deps/v8/src/codegen/mips64/ |
| H A D | macro-assembler-mips64.h | 642 void Usw(Register rd, const MemOperand& rs);
|
| H A D | macro-assembler-mips64.cc | 1159 void TurboAssembler::Usw(Register rd, const MemOperand& rs) { in CallRecordWriteStub() function in v8::internal::TurboAssembler
1350 Usw(scratch, rs); in CallRecordWriteStub()
|
| /third_party/node/deps/v8/src/codegen/riscv64/ |
| H A D | macro-assembler-riscv64.h | 640 void Usw(Register rd, const MemOperand& rs);
|
| H A D | macro-assembler-riscv64.cc | 1275 void TurboAssembler::Usw(Register rd, const MemOperand& rs) { in Usw() function in v8::internal::TurboAssembler
|
| /third_party/node/deps/v8/src/wasm/baseline/mips64/ |
| H A D | liftoff-assembler-mips64.h | 130 assm->Usw(src.gp(), dst); in Store()
616 TurboAssembler::Usw(src.gp(), dst_op); in Store()
|
| /third_party/node/deps/v8/src/compiler/backend/mips64/ |
| H A D | code-generator-mips64.cc | 1657 __ Usw(i.InputOrZeroRegister(2), i.MemoryOperand()); in AssembleArchInstruction()
|
| /third_party/node/deps/v8/src/compiler/backend/mips/ |
| H A D | code-generator-mips.cc | 1549 __ Usw(i.InputOrZeroRegister(2), i.MemoryOperand()); in AssembleArchInstruction()
|
| /third_party/node/deps/v8/src/compiler/backend/riscv64/ |
| H A D | code-generator-riscv64.cc | 1626 __ Usw(i.InputOrZeroRegister(2), i.MemoryOperand()); in AssembleArchInstruction()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/AsmParser/ |
| H A D | MipsAsmParser.cpp | 2497 case Mips::Usw: in tryExpandInstruction()
|