| /third_party/vixl/test/aarch64/ |
| H A D | test-disasm-aarch64.cc | 3321 COMPARE_MACRO(Umax(w5, w9, w10), "umax w5, w9, w10"); in TEST()
3322 COMPARE_MACRO(Umax(x6, x8, x9), "umax x6, x8, x9"); in TEST()
3330 COMPARE_MACRO(Umax(w5, w9, 255), "umax w5, w9, #255"); in TEST()
3331 COMPARE_MACRO(Umax(x6, x8, 128), "umax x6, x8, #128"); in TEST()
3347 COMPARE_MACRO(Umax(w5, w6, 256), in TEST()
3350 COMPARE_MACRO(Umax(x10, x11, 0x4242), in TEST()
|
| H A D | test-assembler-neon-aarch64.cc | 6581 __ Umax(v16.V8B(), v0.V8B(), v1.V8B()); in TEST()
6582 __ Umax(v18.V4H(), v0.V4H(), v1.V4H()); in TEST()
6583 __ Umax(v20.V2S(), v0.V2S(), v1.V2S()); in TEST()
6585 __ Umax(v17.V16B(), v0.V16B(), v1.V16B()); in TEST()
6586 __ Umax(v19.V8H(), v0.V8H(), v1.V8H()); in TEST()
6587 __ Umax(v21.V4S(), v0.V4S(), v1.V4S()); in TEST()
|
| H A D | test-disasm-sve-aarch64.cc | 2475 COMPARE_MACRO(Umax(z0.VnB(), p5.Merging(), z0.VnB(), z14.VnB()), in TEST()
2477 COMPARE_MACRO(Umax(z0.VnS(), p5.Merging(), z14.VnS(), z0.VnS()), in TEST()
2479 COMPARE_MACRO(Umax(z0.VnD(), p5.Merging(), z29.VnD(), z14.VnD()), in TEST()
3273 COMPARE_MACRO(Umax(z25.VnB(), z15.VnB(), 120), in TEST()
3331 COMPARE_MACRO(Umax(z15.VnH(), z7.VnH(), 0xfeee), in TEST()
|
| H A D | test-disasm-neon-aarch64.cc | 1551 COMPARE_MACRO(Umax(v3.M, v4.M, v5.M), "umax v3." S ", v4." S ", v5." S); in TEST()
|
| H A D | test-assembler-sve-aarch64.cc | 4647 ArithPredicatedFn fn = &MacroAssembler::Umax;
10893 IntWideImmFn fn = &MacroAssembler::Umax;
|
| H A D | test-assembler-aarch64.cc | 14669 MinMaxOp op = &MacroAssembler::Umax;
|
| /third_party/vixl/src/aarch64/ |
| H A D | macro-assembler-sve-aarch64.cc | 158 void MacroAssembler::Umax(const ZRegister& zd, in Umax() function in vixl::aarch64::MacroAssembler
164 SVEArithPredicatedFn reg_fn = &MacroAssembler::Umax; in Umax()
|
| H A D | macro-assembler-aarch64.h | 2960 V(umax, Umax) \
3235 V(umax, Umax) \
6284 void Umax(const ZRegister& zd, const ZRegister& zn, IntegerOperand imm);
7927 void Umax(const Register& rd, const Register& rn, const Operand& op);
|
| H A D | macro-assembler-aarch64.cc | 1513 V(Umax, umax, IsUint8) \ in Emit()
|
| /third_party/node/deps/v8/src/wasm/baseline/arm64/ |
| H A D | liftoff-assembler-arm64.h | 2316 Umax(dst.fp().V4S(), lhs.fp().V4S(), rhs.fp().V4S()); in emit_i32x4_max_u()
2516 Umax(dst.fp().V8H(), lhs.fp().V8H(), rhs.fp().V8H()); in emit_i16x8_max_u()
2719 Umax(dst.fp().V16B(), lhs.fp().V16B(), rhs.fp().V16B()); in emit_i8x16_bitmask()
|
| /third_party/node/deps/v8/src/codegen/arm64/ |
| H A D | macro-assembler-arm64.h | 459 V(umax, Umax) \
|
| /third_party/node/deps/v8/src/compiler/backend/arm64/ |
| H A D | code-generator-arm64.cc | 2176 SIMD_BINOP_LANE_SIZE_CASE(kArm64IMaxU, Umax); in AssembleArchInstruction()
|