| /third_party/node/deps/v8/src/wasm/baseline/mips/ |
| H A D | liftoff-assembler-mips.h | 596 TurboAssembler::Ulw(dst.gp(), src_op); in Load()
599 TurboAssembler::Ulw(dst.low_gp(), src_op); in Load()
603 TurboAssembler::Ulw(dst.low_gp(), src_op); in Load()
620 TurboAssembler::Ulw(temp, src_op); in Load()
621 TurboAssembler::Ulw(dst.high_gp(), src_op_upper); in Load()
2895 TurboAssembler::Ulw(limit_address, MemOperand(limit_address)); in StackCheck()
|
| /third_party/node/deps/v8/src/codegen/mips/ |
| H A D | macro-assembler-mips.cc | 1021 void TurboAssembler::Ulw(Register rd, const MemOperand& rs) { in CallRecordWriteStub() function in v8::internal::TurboAssembler
1171 Ulw(scratch, rs); in CallRecordWriteStub()
1196 Ulw(scratch, MemOperand(rs.rm(), rs.offset() + Register::kMantissaOffset)); in CallRecordWriteStub()
1198 Ulw(scratch, MemOperand(rs.rm(), rs.offset() + Register::kExponentOffset)); in CallRecordWriteStub()
|
| H A D | macro-assembler-mips.h | 666 void Ulw(Register rd, const MemOperand& rs);
|
| /third_party/node/deps/v8/src/codegen/mips64/ |
| H A D | macro-assembler-mips64.h | 640 void Ulw(Register rd, const MemOperand& rs);
|
| H A D | macro-assembler-mips64.cc | 1125 void TurboAssembler::Ulw(Register rd, const MemOperand& rs) { in CallRecordWriteStub() function in v8::internal::TurboAssembler
1154 Ulw(rd, rs); in CallRecordWriteStub()
1338 Ulw(scratch, rs); in CallRecordWriteStub()
|
| /third_party/node/deps/v8/src/codegen/riscv64/ |
| H A D | macro-assembler-riscv64.h | 638 void Ulw(Register rd, const MemOperand& rs);
|
| H A D | macro-assembler-riscv64.cc | 1267 void TurboAssembler::Ulw(Register rd, const MemOperand& rs) { in Ulw() function in v8::internal::TurboAssembler
|
| /third_party/node/deps/v8/src/wasm/baseline/mips64/ |
| H A D | liftoff-assembler-mips64.h | 559 TurboAssembler::Ulw(dst.gp(), src_op); in Load()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/AsmParser/ |
| H A D | MipsAsmParser.cpp | 2496 case Mips::Ulw: in tryExpandInstruction()
4472 bool IsLoadInst = (Inst.getOpcode() == Mips::Ulw); in expandUxw()
|
| /third_party/node/deps/v8/src/compiler/backend/mips64/ |
| H A D | code-generator-mips64.cc | 1639 __ Ulw(i.OutputRegister(), i.MemoryOperand()); in AssembleArchInstruction()
|
| /third_party/node/deps/v8/src/compiler/backend/mips/ |
| H A D | code-generator-mips.cc | 1543 __ Ulw(i.OutputRegister(), i.MemoryOperand()); in AssembleArchInstruction()
|
| /third_party/node/deps/v8/src/compiler/backend/riscv64/ |
| H A D | code-generator-riscv64.cc | 1608 __ Ulw(i.OutputRegister(), i.MemoryOperand()); in AssembleArchInstruction()
|