Searched refs:Teq (Results 1 - 12 of 12) sorted by relevance
| /third_party/vixl/test/aarch32/ |
| H A D | test-simulator-cond-rd-operand-const-a32.cc | 122 M(Teq) \
|
| H A D | test-simulator-cond-rd-operand-const-t32.cc | 122 M(Teq) \
|
| H A D | test-simulator-cond-rd-operand-rn-a32.cc | 122 M(Teq) \
|
| H A D | test-simulator-cond-rd-operand-rn-t32.cc | 122 M(Teq) \
|
| H A D | test-simulator-cond-rd-operand-rn-shift-amount-1to31-a32.cc | 122 M(Teq) \
|
| H A D | test-simulator-cond-rd-operand-rn-shift-amount-1to31-t32.cc | 122 M(Teq) \
|
| H A D | test-simulator-cond-rd-operand-rn-shift-amount-1to32-a32.cc | 122 M(Teq) \
|
| H A D | test-simulator-cond-rd-operand-rn-shift-amount-1to32-t32.cc | 122 M(Teq) \
|
| H A D | test-disasm-a32.cc | 1613 COMPARE_BOTH(Teq(r0, 0xbad), in TEST()
1616 COMPARE_BOTH(Teq(r0, 0xbadbeef), in TEST()
1620 MUST_FAIL_TEST_T32(Teq(r0, Operand(r1, LSL, r2)), in TEST()
|
| H A D | test-simulator-cond-rd-operand-rn-shift-rs-a32.cc | 122 M(Teq) \
|
| /third_party/skia/third_party/externals/swiftshader/third_party/subzero/src/ |
| H A D | IceInstMIPS32.h | 280 Teq, enumerator
1282 using InstMIPS32Teq = InstMIPS32Trap<InstMIPS32::Teq>;
|
| /third_party/vixl/src/aarch32/ |
| H A D | macro-assembler-aarch32.h | 5708 void Teq(Condition cond, Register rn, const Operand& operand) { in MacroAssembler() function in vixl::aarch32::MacroAssembler
5721 void Teq(Register rn, const Operand& operand) { Teq(al, rn, operand); } in MacroAssembler() function in vixl::aarch32::MacroAssembler
|
Completed in 40 milliseconds