Searched refs:SQRT_D (Results 1 - 9 of 9) sorted by relevance
/third_party/node/deps/v8/src/compiler/backend/riscv64/ |
H A D | instruction-scheduler-riscv64.cc | 534 SQRT_D = 32, enumerator 1333 return Latency::SQRT_D; in GetInstructionLatency()
|
/third_party/node/deps/v8/src/compiler/backend/mips64/ |
H A D | instruction-scheduler-mips64.cc | 533 SQRT_D = 32, enumerator 1529 return Latency::SQRT_D; in GetInstructionLatency()
|
/third_party/node/deps/v8/src/compiler/backend/mips/ |
H A D | instruction-scheduler-mips.cc | 504 SQRT_D = 32, enumerator 1798 return Latency::SQRT_D; in GetInstructionLatency()
|
/third_party/node/deps/v8/src/codegen/mips64/ |
H A D | constants-mips64.h | 686 SQRT_D = ((0U << 3) + 4),
|
H A D | assembler-mips64.cc | 2908 GenInstrRegister(COP1, S, f0, fs, fd, SQRT_D); in sqrt_s() 2912 GenInstrRegister(COP1, D, f0, fs, fd, SQRT_D); in sqrt_d()
|
/third_party/node/deps/v8/src/codegen/mips/ |
H A D | constants-mips.h | 641 SQRT_D = ((0U << 3) + 4),
|
H A D | assembler-mips.cc | 2637 GenInstrRegister(COP1, D, f0, fs, fd, SQRT_D); in sqrt_d()
|
/third_party/node/deps/v8/src/execution/mips64/ |
H A D | simulator-mips64.cc | 3212 case SQRT_D: in DecodeTypeRegisterDRsType()
|
/third_party/node/deps/v8/src/execution/mips/ |
H A D | simulator-mips.cc | 2831 case SQRT_D: in DecodeTypeRegisterDRsType()
|
Completed in 41 milliseconds