/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
H A D | TargetLowering.cpp | 317 case ISD::SETNE: in softenSetCCOperands() 2856 (Cond != ISD::SETEQ && Cond != ISD::SETNE)) in foldSetCCWithAnd() 2946 NewCond = ISD::CondCode::SETNE; in optimizeSetCCOfSignedTruncationCheck() 2950 NewCond = ISD::CondCode::SETNE; in optimizeSetCCOfSignedTruncationCheck() 3009 assert((Cond == ISD::SETEQ || Cond == ISD::SETNE) && in optimizeSetCCByHoistingAndByConstFromLogicalShift() 3082 assert((Cond == ISD::SETEQ || Cond == ISD::SETNE) && "Unexpected condcode"); in foldSetCCWithBinOp() 3159 if ((Cond == ISD::SETEQ || Cond == ISD::SETNE) && in SimplifySetCC() 3164 Cond = ISD::SETNE; in SimplifySetCC() 3193 ISD::CondCode CC = Cond == ISD::SETULT ? ISD::SETEQ : ISD::SETNE; in SimplifySetCC() 3199 (Cond == ISD::SETEQ || Cond == ISD::SETNE)) { in SimplifySetCC() [all...] |
H A D | LegalizeIntegerTypes.cpp | 870 Ofl = DAG.getSetCC(dl, N->getValueType(1), Ofl, Res, ISD::SETNE); in PromoteIntRes_SADDSUBO() 1081 Ofl = DAG.getSetCC(dl, N->getValueType(1), Ofl, Res, ISD::SETNE); in PromoteIntRes_UADDSUBO() 1161 ISD::SETNE); in PromoteIntRes_XMULO() 1166 Overflow = DAG.getSetCC(DL, N->getValueType(1), SExt, Mul, ISD::SETNE); in PromoteIntRes_XMULO() 1357 case ISD::SETNE: { in PromoteSetCCOperands() 2625 DAG.getConstant(0, dl, NVT), ISD::SETNE); in ExpandIntRes_CTLZ() 2656 DAG.getConstant(0, dl, NVT), ISD::SETNE); in ExpandIntRes_CTTZ() 3153 SatMax = DAG.getSetCC(dl, BoolNVT, Tmp, NVTZero, ISD::SETNE); in ExpandIntRes_MULFIX() 3156 SatMax = DAG.getSetCC(dl, BoolNVT, ResultHH, NVTZero, ISD::SETNE); in ExpandIntRes_MULFIX() 3162 SatMax = DAG.getSetCC(dl, BoolNVT, HLAdjusted, NVTZero, ISD::SETNE); in ExpandIntRes_MULFIX() [all...] |
H A D | LegalizeFloatTypes.cpp | 865 CCCode = ISD::SETNE; in SoftenFloatOp_BR_CC() 933 CCCode = ISD::SETNE; in SoftenFloatOp_SELECT_CC() 1732 CCCode = ISD::SETNE; in ExpandFloatOp_BR_CC() 1830 CCCode = ISD::SETNE; in ExpandFloatOp_SELECT_CC()
|
H A D | SelectionDAGDumper.cpp | 429 case ISD::SETNE: return "setne"; in getOperationName()
|
H A D | LegalizeDAG.cpp | 1528 DAG.getConstant(0, DL, IntVT), ISD::SETNE); 1711 case ISD::SETNE: 3529 Tmp2, Tmp3, ISD::SETNE); 3597 DAG.getCondCode(ISD::SETNE), Tmp3, 3727 CC = DAG.getCondCode(ISD::SETNE); 3759 Tmp4 = DAG.getCondCode(ISD::SETNE);
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
H A D | TargetLoweringBase.cpp | 542 CCs[RTLIB::UNE_F32] = ISD::SETNE; in InitCmpLibcallCCs() 543 CCs[RTLIB::UNE_F64] = ISD::SETNE; in InitCmpLibcallCCs() 544 CCs[RTLIB::UNE_F128] = ISD::SETNE; in InitCmpLibcallCCs() 545 CCs[RTLIB::UNE_PPCF128] = ISD::SETNE; in InitCmpLibcallCCs() 562 CCs[RTLIB::UO_F32] = ISD::SETNE; in InitCmpLibcallCCs() 563 CCs[RTLIB::UO_F64] = ISD::SETNE; in InitCmpLibcallCCs() 564 CCs[RTLIB::UO_F128] = ISD::SETNE; in InitCmpLibcallCCs() 565 CCs[RTLIB::UO_PPCF128] = ISD::SETNE; in InitCmpLibcallCCs()
|
H A D | Analysis.cpp | 226 case ISD::SETONE: case ISD::SETUNE: return ISD::SETNE; in getFCmpCodeWithoutNaN() 241 case ICmpInst::ICMP_NE: return ISD::SETNE; in getICmpCondCode()
|
/third_party/mesa3d/src/mesa/x86/ |
H A D | common_x86_asm.S | 65 SETNE (AL)
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
H A D | ISDOpcodes.h | 1042 /// floating point. For integer, only the SETEQ,SETNE,SETLT,SETLE,SETGT, 1072 SETNE, // 1 X 1 1 0 True if not equal enumerator
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
H A D | PPCISelDAGToDAG.cpp | 2929 case ISD::SETNE: { in get32BitZExtCompare() 3106 case ISD::SETNE: { in get32BitSExtCompare() 3273 case ISD::SETNE: { in get64BitZExtCompare() 3432 case ISD::SETNE: { in get64BitSExtCompare() 3702 if (CC == ISD::SETEQ || CC == ISD::SETNE) { in SelectCC() 3704 // SETEQ/SETNE comparison with 16-bit immediate, fold it. in SelectCC() 3746 if (CC == ISD::SETEQ || CC == ISD::SETNE) { in SelectCC() 3748 // SETEQ/SETNE comparison with 16-bit immediate, fold it. in SelectCC() 3795 case ISD::SETNE: in SelectCC() 3822 case ISD::SETNE in SelectCC() [all...] |
H A D | PPCISelLowering.cpp | 3029 if (CC == ISD::SETEQ || CC == ISD::SETNE) { in LowerSETCC() 3064 if (LHSVT.isInteger() && (CC == ISD::SETEQ || CC == ISD::SETNE)) { in LowerSETCC() 3094 DAG.getConstant(0, dl, MVT::i32), ISD::SETNE); in LowerVAARG() 7611 case ISD::SETNE: in LowerSELECT_CC() 7646 case ISD::SETNE: in LowerSELECT_CC() 12901 if (CC == ISD::SETNE || CC == ISD::SETEQ) { in combineSetCC() 14326 assert((CC == ISD::SETEQ || CC == ISD::SETNE) && in PerformDAGCombine() 14331 (CC == ISD::SETNE && !Val); in PerformDAGCombine() 14347 isa<ConstantSDNode>(RHS) && (CC == ISD::SETEQ || CC == ISD::SETNE) && in PerformDAGCombine() 15559 case ISD::SETNE in combineADDToADDZE() [all...] |
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
H A D | SIInsertSkips.cpp | 216 case ISD::SETNE: in kill()
|
H A D | AMDGPUISelLowering.cpp | 1270 case ISD::SETNE: in combineFMinMaxLegacy() 1793 SDValue Sel1 = DAG.getSelectCC(DL, C6, Zero, Add4, Add3, ISD::SETNE); in LowerUDIVREM64() 1794 SDValue Div = DAG.getSelectCC(DL, C3, Zero, Sel1, Mulhi3, ISD::SETNE); in LowerUDIVREM64() 1796 SDValue Sel2 = DAG.getSelectCC(DL, C6, Zero, Sub3, Sub2, ISD::SETNE); in LowerUDIVREM64() 1797 SDValue Rem = DAG.getSelectCC(DL, C3, Zero, Sel2, Sub1, ISD::SETNE); in LowerUDIVREM64() 2228 ISD::SETNE); in LowerFROUND64() 2441 DAG.getSetCC(SL, SetCCVT, L, ZeroI64, ISD::SETNE), in LowerINT_TO_FP32() 2660 Zero, ISD::SETNE), DAG.getConstant(0x7c00, DL, MVT::i32)); in LowerFP_TO_FP16() 2679 SDValue D1 = DAG.getSelectCC(DL, D0, SigSetHigh, One, Zero, ISD::SETNE); in LowerFP_TO_FP16() 3482 if (CCOpcode == ISD::SETNE in performCtlz_CttzCombine() [all...] |
H A D | R600ISelLowering.cpp | 1042 case ISD::SETNE: in LowerSELECT_CC() 1080 DAG.getCondCode(ISD::SETNE)); in LowerSELECT_CC() 1988 case ISD::SETNE: return LHS; in PerformDAGCombine()
|
H A D | SIISelLowering.cpp | 4495 ISD::SETNE)); in LowerBRCOND() 4738 SDValue NonNull = DAG.getSetCC(SL, MVT::i1, Src, FlatNullPtr, ISD::SETNE); in lowerADDRSPACECAST() 4756 = DAG.getSetCC(SL, MVT::i1, Src, SegmentNullPtr, ISD::SETNE); in lowerADDRSPACECAST() 9846 (CC == ISD::SETNE || CC == ISD::SETGT || CC == ISD::SETULT)) || in performSetCCCombine() 9854 (CC == ISD::SETNE || CC == ISD::SETUGT || CC == ISD::SETLT))) in performSetCCCombine() 9859 if ((CC == ISD::SETEQ || CC == ISD::SETNE) && in performSetCCCombine() 9874 (CT == CRHSVal && CC == ISD::SETNE)) in performSetCCCombine() 9877 if ((CF == CRHSVal && CC == ISD::SETNE) || in performSetCCCombine()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
H A D | X86IntrinsicsInfo.h | 1006 X86_INTRINSIC_DATA(sse_comineq_ss, COMI, X86ISD::COMI, ISD::SETNE), 1023 X86_INTRINSIC_DATA(sse_ucomineq_ss, COMI, X86ISD::UCOMI, ISD::SETNE), 1030 X86_INTRINSIC_DATA(sse2_comineq_sd, COMI, X86ISD::COMI, ISD::SETNE), 1077 X86_INTRINSIC_DATA(sse2_ucomineq_sd, COMI, X86ISD::UCOMI, ISD::SETNE),
|
H A D | X86ISelLowering.cpp | 4838 case ISD::SETNE: return X86::COND_NE; 4919 case ISD::SETNE: return X86::COND_NE; 17488 ISD::SETNE); 18514 DAG.getConstant(0, dl, MVT::i8), ISD::SETNE); 19903 return DAG.getSetCC(DL, VT, In, DAG.getConstant(0, DL, InVT), ISD::SETNE); 21181 case ISD::SETNE: SSECC = 4; break; 21200 case ISD::SETNE: 21518 case ISD::SETNE: CmpMode = 0x05; break; 21531 if (Cond == ISD::SETNE && ISD::isBuildVectorAllZeros(Op1.getNode())) { 21568 // If this is a SETNE agains [all...] |
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/MSP430/ |
H A D | MSP430ISelLowering.cpp | 201 { RTLIB::UNE_F64, "__mspabi_cmpd", ISD::SETNE }, in MSP430TargetLowering() 207 { RTLIB::UNE_F32, "__mspabi_cmpf", ISD::SETNE }, in MSP430TargetLowering() 1059 case ISD::SETNE: in EmitCMP()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 462 { RTLIB::OEQ_F32, "__eqsf2vfp", ISD::SETNE }, in ARMTargetLowering() 463 { RTLIB::UNE_F32, "__nesf2vfp", ISD::SETNE }, in ARMTargetLowering() 464 { RTLIB::OLT_F32, "__ltsf2vfp", ISD::SETNE }, in ARMTargetLowering() 465 { RTLIB::OLE_F32, "__lesf2vfp", ISD::SETNE }, in ARMTargetLowering() 466 { RTLIB::OGE_F32, "__gesf2vfp", ISD::SETNE }, in ARMTargetLowering() 467 { RTLIB::OGT_F32, "__gtsf2vfp", ISD::SETNE }, in ARMTargetLowering() 468 { RTLIB::UO_F32, "__unordsf2vfp", ISD::SETNE }, in ARMTargetLowering() 471 { RTLIB::OEQ_F64, "__eqdf2vfp", ISD::SETNE }, in ARMTargetLowering() 472 { RTLIB::UNE_F64, "__nedf2vfp", ISD::SETNE }, in ARMTargetLowering() 473 { RTLIB::OLT_F64, "__ltdf2vfp", ISD::SETNE }, in ARMTargetLowering() [all...] |
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/BPF/ |
H A D | BPFISelLowering.cpp | 692 SET_NEWCC(SETNE, JNE); in EmitInstrWithCustomInserter()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Sparc/ |
H A D | SparcISelLowering.cpp | 1368 case ISD::SETNE: return SPCC::ICC_NE; in IntCondCCodeToICC() 1387 case ISD::SETNE: in FPCondCCodeToFCC() 1884 CC == ISD::SETNE && in LookThroughSetCC() 2965 TopHalf = DAG.getSetCC(dl, MVT::i32, TopHalf, Tmp1, ISD::SETNE); in LowerUMULO_SMULO() 2968 ISD::SETNE); in LowerUMULO_SMULO()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/ |
H A D | RISCVISelLowering.cpp | 161 ISD::SETGE, ISD::SETNE}; in RISCVTargetLowering() 370 case ISD::SETNE: in getBranchOpcodeForIntCondCode() 657 SDValue SetNE = DAG.getConstant(ISD::SETNE, DL, XLenVT); in lowerSELECT()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARC/ |
H A D | ARCISelLowering.cpp | 65 case ISD::SETNE: in ISDCCtoARCCC()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 1524 case ISD::SETNE: in changeIntCCToAArch64CC() 1601 case ISD::SETNE: in changeFPCCToAArch64CC() 1688 // are SETEQ and SETNE. They're the only ones we can safely use CMN for in 1692 (CC == ISD::SETEQ || CC == ISD::SETNE); in isCMN() 1822 if (isNullConstant(SubOp0) && (CC == ISD::SETEQ || CC == ISD::SETNE)) { in emitConditionalComparison() 1823 // See emitComparison() on why we can only do this for SETEQ and SETNE. in emitConditionalComparison() 2154 if ((CC == ISD::SETEQ || CC == ISD::SETNE) && isa<ConstantSDNode>(RHS)) { in getAArch64Cmp() 2191 if ((CC == ISD::SETNE) ^ RHSC->isNullValue()) in getAArch64Cmp() 4971 CC = ISD::SETNE; in LowerBR_CC() 4978 (CC == ISD::SETEQ || CC == ISD::SETNE)) { in LowerBR_CC() [all...] |
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/ |
H A D | LanaiISelLowering.cpp | 805 // For integer, only the SETEQ, SETNE, SETLT, SETLE, SETGT, SETGE, SETULT, in IntCondCCodeToICC() 848 case ISD::SETNE: in IntCondCCodeToICC()
|