/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
H A D | R600RegisterInfo.cpp | 32 BitVector Reserved(getNumRegs()); in getReservedRegs() 37 reserveRegisterTuples(Reserved, R600::ZERO); in getReservedRegs() 38 reserveRegisterTuples(Reserved, R600::HALF); in getReservedRegs() 39 reserveRegisterTuples(Reserved, R600::ONE); in getReservedRegs() 40 reserveRegisterTuples(Reserved, R600::ONE_INT); in getReservedRegs() 41 reserveRegisterTuples(Reserved, R600::NEG_HALF); in getReservedRegs() 42 reserveRegisterTuples(Reserved, R600::NEG_ONE); in getReservedRegs() 43 reserveRegisterTuples(Reserved, R600::PV_X); in getReservedRegs() 44 reserveRegisterTuples(Reserved, R600::ALU_LITERAL_X); in getReservedRegs() 45 reserveRegisterTuples(Reserved, R60 in getReservedRegs() 115 reserveRegisterTuples(BitVector &Reserved, unsigned Reg) const reserveRegisterTuples() argument [all...] |
H A D | SIRegisterInfo.cpp | 140 BitVector Reserved(getNumRegs()); 144 reserveRegisterTuples(Reserved, AMDGPU::EXEC); 145 reserveRegisterTuples(Reserved, AMDGPU::FLAT_SCR); 148 reserveRegisterTuples(Reserved, AMDGPU::M0); 151 reserveRegisterTuples(Reserved, AMDGPU::SRC_VCCZ); 152 reserveRegisterTuples(Reserved, AMDGPU::SRC_EXECZ); 153 reserveRegisterTuples(Reserved, AMDGPU::SRC_SCC); 156 reserveRegisterTuples(Reserved, AMDGPU::SRC_SHARED_BASE); 157 reserveRegisterTuples(Reserved, AMDGPU::SRC_SHARED_LIMIT); 158 reserveRegisterTuples(Reserved, AMDGP [all...] |
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
H A D | MipsRegisterInfo.cpp | 159 BitVector Reserved(getNumRegs()); in getReservedRegs() 163 Reserved.set(ReservedGPR32[I]); in getReservedRegs() 167 Reserved.set(Mips::T6); // Reserved for control flow mask. in getReservedRegs() 168 Reserved.set(Mips::T7); // Reserved for memory access mask. in getReservedRegs() 169 Reserved.set(Mips::T8); // Reserved for thread pointer. in getReservedRegs() 173 Reserved.set(ReservedGPR64[I]); in getReservedRegs() 177 Reserved in getReservedRegs() [all...] |
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
H A D | HexagonRegisterInfo.cpp | 137 BitVector Reserved(getNumRegs()); in getReservedRegs() 138 Reserved.set(Hexagon::R29); in getReservedRegs() 139 Reserved.set(Hexagon::R30); in getReservedRegs() 140 Reserved.set(Hexagon::R31); in getReservedRegs() 141 Reserved.set(Hexagon::VTMP); in getReservedRegs() 144 Reserved.set(Hexagon::GELR); // G0 in getReservedRegs() 145 Reserved.set(Hexagon::GSR); // G1 in getReservedRegs() 146 Reserved.set(Hexagon::GOSP); // G2 in getReservedRegs() 147 Reserved.set(Hexagon::G3); // G3 in getReservedRegs() 150 Reserved in getReservedRegs() [all...] |
H A D | HexagonBlockRanges.cpp | 222 Reserved(TRI.getReservedRegs(mf)) { in HexagonBlockRanges() 228 Reserved[R] = true; in HexagonBlockRanges() 252 if (!Reserved[R.Reg]) in getLiveIns() 255 if (!Reserved[S.Reg]) in getLiveIns() 324 if (Register::isPhysicalRegister(R.Reg) && Reserved[R.Reg]) in computeInitialLiveRanges() 341 if (Register::isPhysicalRegister(S.Reg) && Reserved[S.Reg]) in computeInitialLiveRanges() 360 if (Reserved[PR]) in computeInitialLiveRanges() 478 if (Reserved[S.Reg] || Visited[S.Reg]) in computeDeadMap()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Sparc/ |
H A D | SparcRegisterInfo.cpp | 55 BitVector Reserved(getNumRegs()); in getReservedRegs() 58 Reserved.set(SP::G1); in getReservedRegs() 62 Reserved.set(SP::G2); in getReservedRegs() 63 Reserved.set(SP::G3); in getReservedRegs() 64 Reserved.set(SP::G4); in getReservedRegs() 68 Reserved.set(SP::G5); in getReservedRegs() 70 Reserved.set(SP::O6); in getReservedRegs() 71 Reserved.set(SP::I6); in getReservedRegs() 72 Reserved.set(SP::I7); in getReservedRegs() 73 Reserved in getReservedRegs() [all...] |
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/VE/ |
H A D | VERegisterInfo.cpp | 50 BitVector Reserved(getNumRegs()); in getReservedRegs() 51 Reserved.set(VE::SX8); // stack limit in getReservedRegs() 52 Reserved.set(VE::SX9); // frame pointer in getReservedRegs() 53 Reserved.set(VE::SX10); // link register (return address) in getReservedRegs() 54 Reserved.set(VE::SX11); // stack pointer in getReservedRegs() 56 Reserved.set(VE::SX12); // outer register in getReservedRegs() 57 Reserved.set(VE::SX13); // id register for dynamic linker in getReservedRegs() 59 Reserved.set(VE::SX14); // thread pointer in getReservedRegs() 60 Reserved.set(VE::SX15); // global offset table register in getReservedRegs() 61 Reserved in getReservedRegs() [all...] |
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/MSP430/ |
H A D | MSP430RegisterInfo.cpp | 74 BitVector Reserved(getNumRegs()); in getReservedRegs() 78 Reserved.set(MSP430::PCB); in getReservedRegs() 79 Reserved.set(MSP430::SPB); in getReservedRegs() 80 Reserved.set(MSP430::SRB); in getReservedRegs() 81 Reserved.set(MSP430::CGB); in getReservedRegs() 82 Reserved.set(MSP430::PC); in getReservedRegs() 83 Reserved.set(MSP430::SP); in getReservedRegs() 84 Reserved.set(MSP430::SR); in getReservedRegs() 85 Reserved.set(MSP430::CG); in getReservedRegs() 89 Reserved in getReservedRegs() [all...] |
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
H A D | X86RegisterInfo.cpp | 520 BitVector Reserved(getNumRegs()); in getReservedRegs() 524 Reserved.set(X86::FPCW); in getReservedRegs() 527 Reserved.set(X86::FPSW); in getReservedRegs() 530 Reserved.set(X86::MXCSR); in getReservedRegs() 534 Reserved.set(SubReg); in getReservedRegs() 537 Reserved.set(X86::SSP); in getReservedRegs() 541 Reserved.set(SubReg); in getReservedRegs() 546 Reserved.set(SubReg); in getReservedRegs() 560 Reserved.set(SubReg); in getReservedRegs() 564 Reserved in getReservedRegs() [all...] |
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/ |
H A D | LanaiRegisterInfo.cpp | 43 BitVector Reserved(getNumRegs()); in getReservedRegs() 45 Reserved.set(Lanai::R0); in getReservedRegs() 46 Reserved.set(Lanai::R1); in getReservedRegs() 47 Reserved.set(Lanai::PC); in getReservedRegs() 48 Reserved.set(Lanai::R2); in getReservedRegs() 49 Reserved.set(Lanai::SP); in getReservedRegs() 50 Reserved.set(Lanai::R4); in getReservedRegs() 51 Reserved.set(Lanai::FP); in getReservedRegs() 52 Reserved.set(Lanai::R5); in getReservedRegs() 53 Reserved in getReservedRegs() [all...] |
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/ |
H A D | RISCVRegisterInfo.cpp | 70 BitVector Reserved(getNumRegs()); in getReservedRegs() 75 markSuperRegs(Reserved, Reg); in getReservedRegs() 79 markSuperRegs(Reserved, RISCV::X0); // zero in getReservedRegs() 80 markSuperRegs(Reserved, RISCV::X2); // sp in getReservedRegs() 81 markSuperRegs(Reserved, RISCV::X3); // gp in getReservedRegs() 82 markSuperRegs(Reserved, RISCV::X4); // tp in getReservedRegs() 84 markSuperRegs(Reserved, RISCV::X8); // fp in getReservedRegs() 88 markSuperRegs(Reserved, RISCVABI::getBPReg()); // bp in getReservedRegs() 89 assert(checkAllSuperRegsMarked(Reserved)); in getReservedRegs() 90 return Reserved; in getReservedRegs() [all...] |
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AVR/ |
H A D | AVRRegisterInfo.cpp | 53 BitVector Reserved(getNumRegs()); in getReservedRegs() 57 Reserved.set(AVR::R0); in getReservedRegs() 58 Reserved.set(AVR::R1); in getReservedRegs() 59 Reserved.set(AVR::R1R0); in getReservedRegs() 62 Reserved.set(AVR::SPL); in getReservedRegs() 63 Reserved.set(AVR::SPH); in getReservedRegs() 64 Reserved.set(AVR::SP); in getReservedRegs() 75 Reserved.set(AVR::R28); in getReservedRegs() 76 Reserved.set(AVR::R29); in getReservedRegs() 77 Reserved in getReservedRegs() [all...] |
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARC/ |
H A D | ARCRegisterInfo.cpp | 140 BitVector Reserved(getNumRegs()); in getReservedRegs() 142 Reserved.set(ARC::ILINK); in getReservedRegs() 143 Reserved.set(ARC::SP); in getReservedRegs() 144 Reserved.set(ARC::GP); in getReservedRegs() 145 Reserved.set(ARC::R25); in getReservedRegs() 146 Reserved.set(ARC::BLINK); in getReservedRegs() 147 Reserved.set(ARC::FP); in getReservedRegs() 148 return Reserved; in getReservedRegs()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/SystemZ/ |
H A D | SystemZRegisterInfo.cpp | 228 BitVector Reserved(getNumRegs()); in getReservedRegs() 233 Reserved.set(SystemZ::R11D); in getReservedRegs() 234 Reserved.set(SystemZ::R11L); in getReservedRegs() 235 Reserved.set(SystemZ::R11H); in getReservedRegs() 236 Reserved.set(SystemZ::R10Q); in getReservedRegs() 240 Reserved.set(SystemZ::R15D); in getReservedRegs() 241 Reserved.set(SystemZ::R15L); in getReservedRegs() 242 Reserved.set(SystemZ::R15H); in getReservedRegs() 243 Reserved.set(SystemZ::R14Q); in getReservedRegs() 246 Reserved in getReservedRegs() [all...] |
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/BPF/ |
H A D | BPFRegisterInfo.cpp | 38 BitVector Reserved(getNumRegs()); in getReservedRegs() 39 markSuperRegs(Reserved, BPF::W10); // [W|R]10 is read only frame pointer in getReservedRegs() 40 markSuperRegs(Reserved, BPF::W11); // [W|R]11 is pseudo stack pointer in getReservedRegs() 41 return Reserved; in getReservedRegs()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
H A D | ARMBaseRegisterInfo.cpp | 192 BitVector Reserved(getNumRegs()); in getReservedRegs() 193 markSuperRegs(Reserved, ARM::SP); in getReservedRegs() 194 markSuperRegs(Reserved, ARM::PC); in getReservedRegs() 195 markSuperRegs(Reserved, ARM::FPSCR); in getReservedRegs() 196 markSuperRegs(Reserved, ARM::APSR_NZCV); in getReservedRegs() 198 markSuperRegs(Reserved, getFramePointerReg(STI)); in getReservedRegs() 200 markSuperRegs(Reserved, BasePtr); in getReservedRegs() 203 markSuperRegs(Reserved, ARM::R9); in getReservedRegs() 208 markSuperRegs(Reserved, ARM::D16 + R); in getReservedRegs() 213 if (Reserved in getReservedRegs() [all...] |
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
H A D | RegisterClassInfo.cpp | 73 if (Reserved.size() != RR.size() || RR != Reserved) { in runOnMachineFunction() 75 Reserved = RR; in runOnMachineFunction() 113 if (Reserved.test(PhysReg)) in compute()
|
/third_party/skia/third_party/externals/freetype/src/sfnt/ |
H A D | ttmtx.c | 153 FT_FRAME_SHORT ( Reserved[0] ), in FT_LOCAL_DEF() 154 FT_FRAME_SHORT ( Reserved[1] ), in FT_LOCAL_DEF() 155 FT_FRAME_SHORT ( Reserved[2] ), in FT_LOCAL_DEF() 156 FT_FRAME_SHORT ( Reserved[3] ), in FT_LOCAL_DEF()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
H A D | AArch64RegisterInfo.cpp | 201 BitVector Reserved(getNumRegs()); in getReservedRegs() 202 markSuperRegs(Reserved, AArch64::WSP); in getReservedRegs() 203 markSuperRegs(Reserved, AArch64::WZR); in getReservedRegs() 206 markSuperRegs(Reserved, AArch64::W29); in getReservedRegs() 210 markSuperRegs(Reserved, AArch64::GPR32commonRegClass.getRegister(i)); in getReservedRegs() 214 markSuperRegs(Reserved, AArch64::W19); in getReservedRegs() 218 markSuperRegs(Reserved, AArch64::W16); in getReservedRegs() 220 assert(checkAllSuperRegsMarked(Reserved)); in getReservedRegs() 221 return Reserved; in getReservedRegs()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/XCore/ |
H A D | XCoreRegisterInfo.cpp | 230 BitVector Reserved(getNumRegs()); in getReservedRegs() 233 Reserved.set(XCore::CP); in getReservedRegs() 234 Reserved.set(XCore::DP); in getReservedRegs() 235 Reserved.set(XCore::SP); in getReservedRegs() 236 Reserved.set(XCore::LR); in getReservedRegs() 238 Reserved.set(XCore::R10); in getReservedRegs() 240 return Reserved; in getReservedRegs()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
H A D | PPCRegisterInfo.cpp | 272 BitVector Reserved(getNumRegs()); in getReservedRegs() 278 markSuperRegs(Reserved, PPC::ZERO); in getReservedRegs() 282 markSuperRegs(Reserved, PPC::FP); in getReservedRegs() 286 markSuperRegs(Reserved, PPC::BP); in getReservedRegs() 290 markSuperRegs(Reserved, PPC::CTR); in getReservedRegs() 291 markSuperRegs(Reserved, PPC::CTR8); in getReservedRegs() 293 markSuperRegs(Reserved, PPC::R1); in getReservedRegs() 294 markSuperRegs(Reserved, PPC::LR); in getReservedRegs() 295 markSuperRegs(Reserved, PPC::LR8); in getReservedRegs() 296 markSuperRegs(Reserved, PP in getReservedRegs() [all...] |
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/WebAssembly/ |
H A D | WebAssemblyRegisterInfo.cpp | 46 BitVector Reserved(getNumRegs()); in getReservedRegs() 49 Reserved.set(Reg); in getReservedRegs() 50 return Reserved; in getReservedRegs()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/NVPTX/ |
H A D | NVPTXRegisterInfo.cpp | 108 BitVector Reserved(getNumRegs()); in getReservedRegs() 109 return Reserved; in getReservedRegs()
|
/third_party/skia/third_party/externals/dawn/src/dawn_wire/server/ |
H A D | ServerDevice.cpp | 29 knownObjects->Get(data->pipelineObjectID, AllocationState::Reserved); in HandleCreateRenderPipelineAsyncCallbackResult() 31 // they move from Reserved to Allocated, or if they are destroyed here. in HandleCreateRenderPipelineAsyncCallbackResult() 127 ComputePipelineObjects().Allocate(pipelineObjectHandle.id, AllocationState::Reserved); in DoDeviceCreateComputePipelineAsync() 174 RenderPipelineObjects().Allocate(pipelineObjectHandle.id, AllocationState::Reserved); in DoDeviceCreateRenderPipelineAsync()
|
/third_party/skia/third_party/externals/freetype/include/freetype/ |
H A D | tttables.h | 178 * Reserved :: 216 FT_Short Reserved[4]; member 296 * Reserved :: 334 FT_Short Reserved[4]; member 493 FT_Byte Reserved; member
|