Home
last modified time | relevance | path

Searched refs:R_028A1C_VGT_HOS_MIN_TESS_LEVEL (Results 1 - 5 of 5) sorted by relevance

/third_party/mesa3d/src/amd/common/
H A Dac_shadowed_regs.c113 R_028A1C_VGT_HOS_MIN_TESS_LEVEL - R_028A18_VGT_HOS_MAX_TESS_LEVEL + 4,
328 R_028A1C_VGT_HOS_MIN_TESS_LEVEL - R_028A18_VGT_HOS_MAX_TESS_LEVEL + 4,
669 R_028A1C_VGT_HOS_MIN_TESS_LEVEL - R_028A18_VGT_HOS_MAX_TESS_LEVEL + 4,
992 R_028A1C_VGT_HOS_MIN_TESS_LEVEL - R_028A18_VGT_HOS_MAX_TESS_LEVEL + 4,
/third_party/mesa3d/src/amd/vulkan/
H A Dsi_cmd_buffer.c218 radeon_set_context_reg(cs, R_028A1C_VGT_HOS_MIN_TESS_LEVEL, fui(0)); in si_emit_graphics()
/third_party/mesa3d/src/gallium/drivers/r600/
H A Devergreend.h2241 #define R_028A1C_VGT_HOS_MIN_TESS_LEVEL 0x00028A1C macro
H A Dr600d.h3133 #define R_028A1C_VGT_HOS_MIN_TESS_LEVEL 0x028A1C macro
/third_party/mesa3d/src/gallium/drivers/radeonsi/
H A Dsi_state.c5593 si_pm4_set_reg(pm4, R_028A1C_VGT_HOS_MIN_TESS_LEVEL, fui(0)); in si_init_cs_preamble_state()

Completed in 45 milliseconds