Searched refs:ROUND_W_D (Results 1 - 9 of 9) sorted by relevance
/third_party/node/deps/v8/src/compiler/backend/mips/ |
H A D | instruction-scheduler-mips.cc | 464 ROUND_W_D = 4, enumerator 809 return Mfhc1Latency() + Latency::ROUND_W_D + Mthc1Latency(); in Round_w_dLatency() 811 return Latency::ROUND_W_D; in Round_w_dLatency()
|
/third_party/node/deps/v8/src/compiler/backend/riscv64/ |
H A D | instruction-scheduler-riscv64.cc | 494 ROUND_W_D = 4, enumerator 1385 return Latency::ROUND_W_D + Latency::MOVF_FREG; in GetInstructionLatency()
|
/third_party/node/deps/v8/src/compiler/backend/mips64/ |
H A D | instruction-scheduler-mips64.cc | 493 ROUND_W_D = 4, enumerator 1581 return Latency::ROUND_W_D + Latency::MFC1; in GetInstructionLatency()
|
/third_party/node/deps/v8/src/codegen/mips64/ |
H A D | constants-mips64.h | 694 ROUND_W_D = ((1U << 3) + 4),
|
H A D | assembler-mips64.cc | 2953 GenInstrRegister(COP1, D, f0, fs, fd, ROUND_W_D); in round_w_d()
|
/third_party/node/deps/v8/src/codegen/mips/ |
H A D | constants-mips.h | 649 ROUND_W_D = ((1U << 3) + 4),
|
H A D | assembler-mips.cc | 2683 GenInstrRegister(COP1, D, f0, fs, fd, ROUND_W_D); in round_w_d()
|
/third_party/node/deps/v8/src/execution/mips64/ |
H A D | simulator-mips64.cc | 3264 case ROUND_W_D: // Round double to word (round half to even). in DecodeTypeRegisterDRsType()
|
/third_party/node/deps/v8/src/execution/mips/ |
H A D | simulator-mips.cc | 2882 case ROUND_W_D: // Round double to word (round half to even). in DecodeTypeRegisterDRsType()
|
Completed in 43 milliseconds