/third_party/vixl/test/aarch32/ |
H A D | test-disasm-a32.cc | 1443 COMPARE_BOTH(Movs(r0, 0xbadbeef), in TEST() 1447 COMPARE_A32(Movs(eq, r0, 0xbadbeef), in TEST() 1451 COMPARE_T32(Movs(eq, r0, 0xbadbeef), in TEST() 1456 COMPARE_A32(Movs(pc, 0x1), "movs pc, #1\n"); in TEST() 1457 MUST_FAIL_TEST_T32(Movs(pc, 0x1), "Unpredictable instruction.\n"); in TEST() 1458 MUST_FAIL_TEST_BOTH(Movs(pc, 0xbadbeed), "Ill-formed 'movs' instruction.\n"); in TEST() 2359 TEST_MOV_SHIFT_T32(Movs, "s", 0x00000006) in TEST() 2361 MUST_FAIL_TEST_BOTH(Movs(pc, r0), "Unpredictable instruction.\n"); in TEST() 2362 MUST_FAIL_TEST_BOTH(Movs(pc, Operand(r0, LSL, 0x4)), in TEST() 2364 MUST_FAIL_TEST_BOTH(Movs(p in TEST() [all...] |
H A D | test-simulator-cond-rd-operand-const-a32.cc | 119 M(Movs) \
|
H A D | test-simulator-cond-rd-operand-const-t32.cc | 119 M(Movs) \
|
H A D | test-simulator-cond-rd-operand-rn-a32.cc | 119 M(Movs) \
|
H A D | test-simulator-cond-rd-operand-rn-t32.cc | 119 M(Movs) \
|
H A D | test-simulator-cond-rd-operand-rn-shift-amount-1to31-a32.cc | 119 M(Movs) \
|
H A D | test-simulator-cond-rd-operand-rn-shift-amount-1to31-t32.cc | 119 M(Movs) \
|
H A D | test-simulator-cond-rd-operand-rn-shift-amount-1to32-a32.cc | 119 M(Movs) \
|
H A D | test-simulator-cond-rd-operand-rn-shift-amount-1to32-t32.cc | 119 M(Movs) \
|
H A D | test-simulator-cond-rdlow-operand-imm8-t32.cc | 118 M(Movs)
|
H A D | test-assembler-aarch32.cc | 2477 __ Movs(r0, 0); in TEST_T32() 5062 __ Movs(r0, 0); in TEST_T32() 5100 __ Movs(r0, 0); in TEST_T32()
|
H A D | test-simulator-cond-rd-operand-rn-shift-rs-a32.cc | 119 M(Movs) \
|
H A D | test-simulator-cond-rd-operand-rn-shift-rs-t32.cc | 117 M(Movs)
|
/third_party/node/deps/v8/src/wasm/baseline/x64/ |
H A D | liftoff-assembler-x64.h | 1582 if (dst != lhs_below_rhs_src) dop(Movs, dst, lhs_below_rhs_src); in EmitFloatMinOrMax() 1587 if (dst != lhs_above_rhs_src) dop(Movs, dst, lhs_above_rhs_src); in EmitFloatMinOrMax()
|
/third_party/vixl/src/aarch32/ |
H A D | macro-assembler-aarch32.h | 2920 Movs(cond, rd, operand); in MacroAssembler() 2943 Movs(cond, rd, operand); in MacroAssembler() 2954 void Movs(Condition cond, Register rd, const Operand& operand) { in MacroAssembler() function in vixl::aarch32::MacroAssembler 2967 void Movs(Register rd, const Operand& operand) { Movs(al, rd, operand); } in MacroAssembler() function in vixl::aarch32::MacroAssembler
|
/third_party/vixl/src/aarch64/ |
H A D | macro-assembler-aarch64.h | 5510 void Movs(const PRegister& pd, const PRegister& pn) { in Movs() function in vixl::aarch64::MacroAssembler 5515 void Movs(const PRegisterWithLaneSize& pd, in Movs() function in vixl::aarch64::MacroAssembler
|
/third_party/vixl/test/aarch64/ |
H A D | test-disasm-sve-aarch64.cc | 5811 COMPARE_MACRO(Movs(p5.VnB(), p4.Zeroing(), p3.VnB()), in TEST() 5814 COMPARE_MACRO(Movs(p4.VnB(), p3.VnB()), "movs p4.b, p3.b"); in TEST()
|