Home
last modified time | relevance | path

Searched refs:LogicSVEAddressVector (Results 1 - 3 of 3) sorted by relevance

/third_party/vixl/src/aarch64/
H A Dsimulator-aarch64.cc1949 const LogicSVEAddressVector& addr) { in Simulator()
3584 LogicSVEAddressVector addr(xm, &zn, kFormatVnD); in Simulator()
3625 LogicSVEAddressVector addr(xm, &zn, kFormatVnD); in Simulator()
3641 LogicSVEAddressVector addr(xm, &zn, kFormatVnS); in Simulator()
3675 LogicSVEAddressVector addr(xm, &zn, kFormatVnS); in Simulator()
12241 LogicSVEAddressVector addr(imm, &ReadVRegister(instr->GetRn()), kFormatVnD); in Simulator()
12340 LogicSVEAddressVector addr(base + offset); in Simulator()
12386 LogicSVEAddressVector addr(base + offset); in Simulator()
12422 LogicSVEAddressVector addr(base + offset); in Simulator()
12456 LogicSVEAddressVector add in Simulator()
[all...]
H A Dsimulator-aarch64.h1012 class LogicSVEAddressVector { class
1016 explicit LogicSVEAddressVector(uint64_t base) in LogicSVEAddressVector() function in vixl::aarch64::LogicSVEAddressVector
1036 LogicSVEAddressVector(uint64_t base, in LogicSVEAddressVector() function in vixl::aarch64::LogicSVEAddressVector
2612 const LogicSVEAddressVector& addr);
4980 const LogicSVEAddressVector& addr);
4985 const LogicSVEAddressVector& addr,
5011 const LogicSVEAddressVector& addr,
H A Dlogic-aarch64.cc7242 const LogicSVEAddressVector& addr) {
7304 const LogicSVEAddressVector& addr,
7435 const LogicSVEAddressVector& addr,
7526 LogicSVEAddressVector addr(base,
7654 uint64_t LogicSVEAddressVector::GetStructAddress(int lane) const {

Completed in 29 milliseconds