| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Support/ |
| H A D | LowLevelTypeImpl.h | 85 explicit LLT() : IsPointer(false), IsVector(false), RawData(0) {} in LLT()
91 bool isScalar() const { return isValid() && !IsPointer && !IsVector; } in isScalar()
93 bool isPointer() const { return isValid() && IsPointer && !IsVector; } in isPointer()
95 bool isVector() const { return isValid() && IsVector; } in isVector()
100 assert(IsVector && "cannot get number of elements on scalar/aggregate"); in getNumElements()
144 if (!IsVector) { in getScalarSizeInBits()
160 if (!IsVector) in getAddressSpace()
178 return IsPointer == RHS.IsPointer && IsVector == RHS.IsVector && in operator ==()
230 uint64_t IsVector
248 init(bool IsPointer, bool IsVector, uint16_t NumElements, unsigned SizeInBits, unsigned AddressSpace) init() argument
[all...] |
| /third_party/node/deps/v8/src/codegen/arm64/ |
| H A D | assembler-arm64.cc | 1469 V(pmull, NEON_PMULL, vn.IsVector() && vn.Is8B()) \
1470 V(pmull2, NEON_PMULL2, vn.IsVector() && vn.Is16B()) \
1471 V(saddl, NEON_SADDL, vn.IsVector() && vn.IsD()) \
1472 V(saddl2, NEON_SADDL2, vn.IsVector() && vn.IsQ()) \
1473 V(sabal, NEON_SABAL, vn.IsVector() && vn.IsD()) \
1474 V(sabal2, NEON_SABAL2, vn.IsVector() && vn.IsQ()) \
1475 V(uabal, NEON_UABAL, vn.IsVector() && vn.IsD()) \
1476 V(uabal2, NEON_UABAL2, vn.IsVector() && vn.IsQ()) \
1477 V(sabdl, NEON_SABDL, vn.IsVector() && vn.IsD()) \
1478 V(sabdl2, NEON_SABDL2, vn.IsVector()
[all...] |
| H A D | register-arm64.h | 384 DCHECK(!(Is8Bits() && IsVector())); in Is1B()
388 DCHECK(!(Is16Bits() && IsVector())); in Is1H()
392 DCHECK(!(Is32Bits() && IsVector())); in Is1S()
402 bool IsVector() const { return lane_count_ > 1; } in IsVector() function in v8::internal::VRegister
|
| /third_party/vixl/src/aarch64/ |
| H A D | assembler-aarch64.cc | 2575 VIXL_ASSERT(vt.IsVector() || vt.Is1D()); in LoadStoreStruct()
2963 V(pmull, NEON_PMULL, vn.IsVector() && vn.Is8B()) \
2964 V(pmull2, NEON_PMULL2, vn.IsVector() && vn.Is16B()) \
2965 V(saddl, NEON_SADDL, vn.IsVector() && vn.IsD()) \
2966 V(saddl2, NEON_SADDL2, vn.IsVector() && vn.IsQ()) \
2967 V(sabal, NEON_SABAL, vn.IsVector() && vn.IsD()) \
2968 V(sabal2, NEON_SABAL2, vn.IsVector() && vn.IsQ()) \
2969 V(uabal, NEON_UABAL, vn.IsVector() && vn.IsD()) \
2970 V(uabal2, NEON_UABAL2, vn.IsVector() && vn.IsQ()) \
2971 V(sabdl, NEON_SABDL, vn.IsVector()
[all...] |
| H A D | registers-aarch64.h | 260 bool IsVector() const { return HasLaneSize() && (size_ != lane_size_); }
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Support/ |
| H A D | LowLevelType.cpp | 27 init(/*IsPointer=*/false, /*IsVector=*/false, /*NumElements=*/0, in LLT()
31 IsVector = false; in LLT()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/subzero/src/ |
| H A D | IceInstARM32.cpp | 1907 const bool IsVector = isVectorType(Ty); in emitSingleDestSingleSource() local
1910 const bool IsVMove = (IsVector || IsScalarFP || CoreVFPMove); in emitSingleDestSingleSource()
1917 if (IsVector) in emitSingleDestSingleSource()
2253 const bool IsVector = isVectorType(Ty); in emit() local
2256 IsVector ? "vld1" : (IsScalarFloat ? "vldr" : "ldr"); in emit()
2257 const char *WidthString = IsVector ? "" : getWidthString(Ty); in emit()
2259 const bool IsVInst = IsVector || IsScalarFloat; in emit()
2265 if (IsVector) in emit()
2281 const bool IsVector = isVectorType(Ty); in emit() local
2284 IsVector in emit()
2309 const bool IsVector = isVectorType(Ty); emit() local
[all...] |
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| H A D | R600ExpandSpecialInstrs.cpp | 176 bool IsVector = TII->isVector(MI); in runOnMachineFunction() local
178 if (!IsReduction && !IsVector && !IsCube) { in runOnMachineFunction()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/MCTargetDesc/ |
| H A D | ARMELFStreamer.cpp | 1453 bool IsVector) {
1460 assert(Reg < (IsVector ? 32U : 16U) && "Register out of range");
1472 SPOffset -= Count * (IsVector ? 8 : 4);
1476 if (IsVector)
|
| /third_party/skia/third_party/externals/tint/src/reader/wgsl/ |
| H A D | token.h | 417 bool IsVector() const { in IsVector() function in tint::reader::wgsl::Token
|
| H A D | parser_impl.cc | 1063 if (t.IsVector()) { in type_decl()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/AsmParser/ |
| H A D | ARMAsmParser.cpp | 422 bool parseDirectiveRegSave(SMLoc L, bool IsVector);
11203 bool ARMAsmParser::parseDirectiveRegSave(SMLoc L, bool IsVector) { in parseDirectiveRegSave() argument
11218 if (!IsVector && !Op.isRegList()) in parseDirectiveRegSave()
11220 if (IsVector && !Op.isDPRRegList()) in parseDirectiveRegSave()
11223 getTargetStreamer().emitRegSave(Op.getRegList(), IsVector); in parseDirectiveRegSave()
|