Home
last modified time | relevance | path

Searched refs:Is4H (Results 1 - 6 of 6) sorted by relevance

/third_party/vixl/src/aarch64/
H A Dassembler-aarch64.cc2923 (vn.Is8B() && vd.Is8H()) || (vn.Is4H() && vd.Is4S()) ||
2942 VIXL_ASSERT((vm.Is8B() && vd.Is8H()) || (vm.Is4H() && vd.Is4S()) ||
2954 VIXL_ASSERT((vd.Is8B() && vn.Is8H()) || (vd.Is4H() && vn.Is4S()) ||
2993 V(sqdmlal, NEON_SQDMLAL, vn.Is1H() || vn.Is1S() || vn.Is4H() || vn.Is2S()) \
2995 V(sqdmlsl, NEON_SQDMLSL, vn.Is1H() || vn.Is1S() || vn.Is4H() || vn.Is2S()) \
2997 V(sqdmull, NEON_SQDMULL, vn.Is1H() || vn.Is1S() || vn.Is4H() || vn.Is2S()) \
3292 VIXL_ASSERT(vd.Is4H() || vd.Is8H());
3580 VIXL_ASSERT((vd.Is4S() && vn.Is4H()) || (vd.Is2D() && vn.Is2S()));
3598 VIXL_ASSERT((vn.Is4S() && vd.Is4H()) || (vn.Is2D() && vd.Is2S()));
3729 vd.Is1H() || vd.Is4H() || v
[all...]
H A Dmacro-assembler-aarch64.cc1174 } else if (vd.Is4H() || vd.Is8H()) { in Emit()
1644 if (vd.Is1H() || vd.Is4H() || vd.Is8H()) { in Emit()
1684 if (vd.Is1H() || vd.Is4H() || vd.Is8H()) { in Emit()
1727 VIXL_ASSERT(vd.Is1H() || vd.Is4H() || vd.Is8H()); in Emit()
H A Dregisters-aarch64.h366 bool Is4H() const { return IsD() && IsLaneSizeH(); }
/third_party/node/deps/v8/src/codegen/arm64/
H A Dassembler-arm64.cc1437 (vn.Is8B() && vd.Is8H()) || (vn.Is4H() && vd.Is4S()) || in NEON3DifferentL()
1453 DCHECK((vm.Is8B() && vd.Is8H()) || (vm.Is4H() && vd.Is4S()) || in NEON3DifferentW()
1462 DCHECK((vd.Is8B() && vn.Is8H()) || (vd.Is4H() && vn.Is4S()) || in NEON3DifferentHN()
1499 V(sqdmlal, NEON_SQDMLAL, vn.Is1H() || vn.Is1S() || vn.Is4H() || vn.Is2S()) \
1501 V(sqdmlsl, NEON_SQDMLSL, vn.Is1H() || vn.Is1S() || vn.Is4H() || vn.Is2S()) \
1503 V(sqdmull, NEON_SQDMULL, vn.Is1H() || vn.Is1S() || vn.Is4H() || vn.Is2S()) \
1606 DCHECK((vn.Is8B() && vd.Is8H()) || (vn.Is4H() && vd.Is4S()) || in NEONShiftImmediateL()
1627 DCHECK((vd.Is8B() && vn.Is8H()) || (vd.Is4H() && vn.Is4S()) || in NEONShiftImmediateN()
1964 DCHECK(vd.Is8B() || vd.Is16B() || vd.Is4H() || vd.Is8H()); in rev32()
1991 DCHECK((vn.Is8B() && vd.Is4H()) || (v in NEONAddlp()
[all...]
H A Dregister-arm64.h373 bool Is4H() const { return (Is64Bits() && (lane_count_ == 4)); } in Is4H() function in v8::internal::VRegister
H A Dmacro-assembler-arm64.cc555 } else if (vd.Is4H() || vd.Is8H()) { in Movi()

Completed in 25 milliseconds