Home
last modified time | relevance | path

Searched refs:INTEL_MASK (Results 1 - 10 of 10) sorted by relevance

/third_party/mesa3d/src/intel/perf/
H A Dintel_perf_regs.h27 #define INTEL_MASK(high, low) (((1u<<((high)-(low)+1))-1)<<(low)) macro
32 #define GFX7_RPSTAT1_CURR_GT_FREQ_MASK INTEL_MASK(13, 7)
34 #define GFX7_RPSTAT1_PREV_GT_FREQ_MASK INTEL_MASK(6, 0)
38 #define GFX9_RPSTAT0_CURR_GT_FREQ_MASK INTEL_MASK(31, 23)
40 #define GFX9_RPSTAT0_PREV_GT_FREQ_MASK INTEL_MASK(8, 0)
/third_party/mesa3d/src/intel/compiler/
H A Dbrw_nir.h190 #define BRW_NIR_FRAG_OUTPUT_INDEX_MASK INTEL_MASK(0, 0)
192 #define BRW_NIR_FRAG_OUTPUT_LOCATION_MASK INTEL_MASK(31, 1)
H A Dbrw_eu_defines.h43 #define INTEL_MASK(high, low) (((1u<<((high)-(low)+1))-1)<<(low)) macro
55 assert((fieldval & ~INTEL_MASK(high, low)) == 0); \
56 fieldval & INTEL_MASK(high, low); \
59 #define GET_BITS(data, high, low) ((data & INTEL_MASK((high), (low))) >> (low))
H A Dbrw_vec4_generator.cpp749 const int mask = ivb ? INTEL_MASK(22, 16) : INTEL_MASK(23, 17); in generate_tcs_get_instance_id()
1070 brw_imm_ud(ivb ? INTEL_MASK(15, 12) : INTEL_MASK(16, 13))); in generate_tcs_create_barrier_header()
H A Dbrw_lower_logical_sends.cpp457 brw_imm_ud(~INTEL_MASK(14, 11))); in lower_fb_read_logical_send()
884 brw_imm_ud(INTEL_MASK(31, 5))); in lower_sampler_logical_send_gfx7()
905 brw_imm_ud(INTEL_MASK(31, 5))); in lower_sampler_logical_send_gfx7()
H A Dbrw_fs_nir.cpp2886 brw_imm_ud(INTEL_MASK(30, 24)));
2894 brw_imm_ud(INTEL_MASK(16, 13)));
3848 brw_imm_ud(INTEL_MASK(7, 0)));
5875 bld.AND(tmp, raw_id, brw_imm_ud(INTEL_MASK(7, 7)));
5877 bld.AND(tmp, raw_id, brw_imm_ud(INTEL_MASK(8, 8)));
5880 bld.AND(tmp, raw_id, brw_imm_ud(INTEL_MASK(5, 4)));
5887 bld.AND(raw_id, raw_id, brw_imm_ud(INTEL_MASK(2, 0)));
H A Dbrw_fs_generator.cpp1497 brw_imm_ud(INTEL_MASK(3, 0))); in generate_scratch_header()
1506 brw_imm_ud(INTEL_MASK(31, 10))); in generate_scratch_header()
H A Dbrw_fs_reg_allocate.cpp1048 brw_imm_ud(INTEL_MASK(31, 10))); in spill_reg()
H A Dbrw_fs.cpp1600 brw_imm_ud(INTEL_MASK(31, 6)));
6663 dg2_plus ? INTEL_MASK(7, 0) :
6664 (devinfo->ver >= 11) ? INTEL_MASK(22, 16) : INTEL_MASK(23, 17);
H A Dbrw_eu_emit.c2785 ((ex_desc.ud | ex_desc_imm) & INTEL_MASK(15, 12)) == 0)) { in brw_send_indirect_split_message()

Completed in 35 milliseconds