| /third_party/node/deps/v8/src/compiler/ |
| H A D | machine-operator.h | 776 const Operator* I64x2GtS();
|
| H A D | opcodes.h | 849 V(I64x2GtS) \
|
| H A D | machine-operator.cc | 482 V(I64x2GtS, Operator::kNoProperties, 2, 0, 1) \
|
| H A D | wasm-compiler.cc | 4669 return graph()->NewNode(mcgraph()->machine()->I64x2GtS(), inputs[1], in SimdOp()
4675 return graph()->NewNode(mcgraph()->machine()->I64x2GtS(), inputs[0], in SimdOp()
|
| /third_party/node/deps/v8/src/codegen/arm/ |
| H A D | macro-assembler-arm.h | 576 void I64x2GtS(QwNeonRegister dst, QwNeonRegister src1, QwNeonRegister src2);
|
| H A D | macro-assembler-arm.cc | 2691 void TurboAssembler::I64x2GtS(QwNeonRegister dst, QwNeonRegister src1, in CallRecordWriteStub() function in v8::internal::TurboAssembler
|
| /third_party/node/deps/v8/src/codegen/shared-ia32-x64/ |
| H A D | macro-assembler-shared-ia32-x64.h | 454 void I64x2GtS(XMMRegister dst, XMMRegister src0, XMMRegister src1,
|
| H A D | macro-assembler-shared-ia32-x64.cc | 856 void SharedTurboAssembler::I64x2GtS(XMMRegister dst, XMMRegister src0, in I64x2GtS() function in v8::internal::SharedTurboAssembler
|
| /third_party/node/deps/v8/src/wasm/ |
| H A D | wasm-opcodes.h | 488 V(I64x2GtS, 0xfdd9, s_ss) \
|
| /third_party/node/deps/v8/src/wasm/baseline/ia32/ |
| H A D | liftoff-assembler-ia32.h | 3146 // 1. AVX, or SSE4_2 no requirements (I64x2GtS takes care of aliasing). in emit_i64x2_gt_s()
3147 I64x2GtS(dst.fp(), lhs.fp(), rhs.fp(), liftoff::kScratchDoubleReg); in emit_i64x2_gt_s()
3153 I64x2GtS(tmp.fp(), lhs.fp(), rhs.fp(), liftoff::kScratchDoubleReg); in emit_i64x2_gt_s()
3156 I64x2GtS(dst.fp(), lhs.fp(), rhs.fp(), liftoff::kScratchDoubleReg); in emit_i64x2_gt_s()
|
| /third_party/node/deps/v8/src/wasm/baseline/x64/ |
| H A D | liftoff-assembler-x64.h | 2746 // 1. AVX, or SSE4_2 no requirements (I64x2GtS takes care of aliasing). in emit_i64x2_gt_s()
2747 I64x2GtS(dst.fp(), lhs.fp(), rhs.fp(), kScratchDoubleReg); in emit_i64x2_gt_s()
2751 I64x2GtS(liftoff::kScratchDoubleReg2, lhs.fp(), rhs.fp(), in emit_i64x2_gt_s()
2755 I64x2GtS(dst.fp(), lhs.fp(), rhs.fp(), kScratchDoubleReg); in emit_i64x2_gt_s()
|
| /third_party/node/deps/v8/src/codegen/s390/ |
| H A D | macro-assembler-s390.h | 1305 V(I64x2GtS) \
|
| H A D | macro-assembler-s390.cc | 5305 V(I64x2GtS, vch, 0, 3) \ in CallRecordWriteStub()
|
| /third_party/node/deps/v8/src/compiler/backend/mips/ |
| H A D | instruction-selector-mips.cc | 2219 V(I64x2GtS, kMipsI64x2GtS) \
|
| /third_party/node/deps/v8/src/compiler/backend/ppc/ |
| H A D | instruction-selector-ppc.cc | 2241 V(I64x2GtS) \
|
| /third_party/node/deps/v8/src/compiler/backend/s390/ |
| H A D | instruction-selector-s390.cc | 2448 V(I64x2GtS) \
|
| H A D | code-generator-s390.cc | 2619 V(I64x2GtS) \ in AssembleArchInstruction()
|
| /third_party/node/deps/v8/src/wasm/baseline/s390/ |
| H A D | liftoff-assembler-s390.h | 2295 V(i64x2_gt_s, I64x2GtS) \
|
| /third_party/node/deps/v8/src/compiler/backend/arm/ |
| H A D | instruction-selector-arm.cc | 2661 V(I64x2GtS, kArmI64x2GtS) \
|
| H A D | code-generator-arm.cc | 2389 __ I64x2GtS(i.OutputSimd128Register(), i.InputSimd128Register(0), in AssembleArchInstruction()
|
| /third_party/node/deps/v8/src/compiler/backend/mips64/ |
| H A D | instruction-selector-mips64.cc | 2980 V(I64x2GtS, kMips64I64x2GtS) \
|
| /third_party/node/deps/v8/src/compiler/backend/ia32/ |
| H A D | code-generator-ia32.cc | 2042 __ I64x2GtS(i.OutputSimd128Register(), i.InputSimd128Register(0), in AssembleArchInstruction()
|
| /third_party/node/deps/v8/src/compiler/backend/loong64/ |
| H A D | instruction-selector-loong64.cc | 2724 V(I64x2GtS, kLoong64I64x2GtS) \
|
| /third_party/node/deps/v8/src/compiler/backend/riscv64/ |
| H A D | instruction-selector-riscv64.cc | 2946 V(I64x2GtS, kRiscvI64x2GtS) \
|
| /third_party/node/deps/v8/src/compiler/backend/x64/ |
| H A D | code-generator-x64.cc | 3089 __ I64x2GtS(i.OutputSimd128Register(), i.InputSimd128Register(0), in AssembleArchInstruction()
|