Home
last modified time | relevance | path

Searched refs:I0 (Results 1 - 25 of 35) sorted by relevance

12

/third_party/skia/third_party/externals/libwebp/src/dsp/
H A Dmips_macro.h22 // O0[31..16 | 15..0] = I0[31..16 | 15..0] + I1[31..16 | 15..0]
23 // O1[31..16 | 15..0] = I0[31..16 | 15..0] - I1[31..16 | 15..0]
27 I0, I1) \
28 "addq.ph %[" #O0 "], %[" #I0 "], %[" #I1 "] \n\t" \
29 "subq.ph %[" #O1 "], %[" #I0 "], %[" #I1 "] \n\t"
35 I0, I1) \
36 "lh %[" #O0 "], " #I0 "(%[in]) \n\t" \
39 // I0 - location
42 I0, I1, I2, I3, I4, I5, I6, I7, I8, I9) \
43 "ulw %[" #O0 "], " #I1 "+" XSTR(I9) "*" #I5 "(%[" #I0 "]) \
[all...]
H A Denc_mips_dsp_r2.c29 I0, I1, I2, I3, I4, I5, I6, I7) \
30 "addq.ph %[" #O0 "], %[" #I0 "], %[" #I1 "] \n\t" \
31 "subq.ph %[" #O1 "], %[" #I0 "], %[" #I1 "] \n\t" \
56 #define MUL_HALF(O0, I0, I1, I2, I3, I4, I5, I6, I7, \
59 "dpa.w.ph $ac0, %[" #I2 "], %[" #I0 "] \n\t" \
/third_party/typescript/tests/baselines/reference/
H A DcircularTypeAliasForUnionWithClass.js3 type T0 = string | I0;
4 class I0 {
23 var I0 = /** @class */ (function () {
24 function I0() {
26 return I0;
H A DcircularTypeAliasForUnionWithInterface.js3 type T0 = string | I0;
4 interface I0 {
H A DenumAssignabilityInInheritance.js7 interface I0 {
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Transforms/Scalar/
H A DGVNSink.cpp717 Instruction *I0 = NewInsts[0];
721 auto hasDifferentNumOperands = [&I0](Instruction *I) {
722 return I->getNumOperands() != I0->getNumOperands();
727 for (unsigned OpNum = 0, E = I0->getNumOperands(); OpNum != E; ++OpNum) {
731 if (!canReplaceOperandWithVariable(I0, OpNum))
739 if ((isa<CallInst>(I0) || isa<InvokeInst>(I0)) && OpNum == E - 1 &&
838 Instruction *I0 = Insts.front();
841 for (unsigned O = 0, E = I0->getNumOperands(); O != E; ++O) {
842 bool NeedPHI = llvm::any_of(Insts, [&I0,
[all...]
H A DLoopFuse.cpp869 /// Return false if the access functions of \p I0 and \p I1 could cause
871 bool accessDiffIsPositive(const Loop &L0, const Loop &L1, Instruction &I0, in accessDiffIsPositive()
873 Value *Ptr0 = getLoadStorePointerOperand(&I0); in accessDiffIsPositive()
922 /// Return true if the dependences between @p I0 (in @p L0) and @p I1 (in
926 const FusionCandidate &FC1, Instruction &I0, in dependencesAllowFusion()
931 LLVM_DEBUG(dbgs() << "Check dep: " << I0 << " vs " << I1 << " : " in dependencesAllowFusion()
937 return accessDiffIsPositive(*FC0.L, *FC1.L, I0, I1, AnyDep); in dependencesAllowFusion()
939 auto DepResult = DI.depends(&I0, &I1, true); in dependencesAllowFusion()
962 return dependencesAllowFusion(FC0, FC1, I0, I1, AnyDep, in dependencesAllowFusion()
964 dependencesAllowFusion(FC0, FC1, I0, I in dependencesAllowFusion()
[all...]
/third_party/node/deps/openssl/openssl/crypto/modes/asm/
H A Dghashv8-armx.pl423 my ($I0,$j1,$j2,$j3,
437 vld1.64 {$I0-$j3},[$inp],#64
443 vrev64.8 $I0,$I0
479 veor $t0,$I0,$Xl
480 vld1.64 {$I0-$j3},[$inp],#64
486 vrev64.8 $I0,$I0
541 veor $t0,$I0,$Xl
563 vld1.64 {$I0
[all...]
/third_party/openssl/crypto/modes/asm/
H A Dghashv8-armx.pl423 my ($I0,$j1,$j2,$j3,
437 vld1.64 {$I0-$j3},[$inp],#64
443 vrev64.8 $I0,$I0
479 veor $t0,$I0,$Xl
480 vld1.64 {$I0-$j3},[$inp],#64
486 vrev64.8 $I0,$I0
541 veor $t0,$I0,$Xl
563 vld1.64 {$I0
[all...]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Sparc/
H A DSparcFrameLowering.cpp309 for (unsigned reg = SP::I0; reg <= SP::I7; ++reg) in verifyLeafProcRegUse()
335 for (unsigned reg = SP::I0; reg <= SP::I7; ++reg) { in remapRegsForLeafProc()
339 unsigned mapped_reg = reg - SP::I0 + SP::O0; in remapRegsForLeafProc()
345 if ((reg - SP::I0) % 2 == 0) { in remapRegsForLeafProc()
346 unsigned preg = (reg - SP::I0) / 2 + SP::I0_I1; in remapRegsForLeafProc()
361 for (unsigned reg = SP::I0; reg <= SP::I7; ++reg) { in remapRegsForLeafProc()
365 MBB->addLiveIn(reg - SP::I0 + SP::O0); in remapRegsForLeafProc()
H A DDelaySlotFiller.cpp384 if (reg < SP::I0 || reg > SP::I7) in combineRestoreADD()
396 AddMI->getOperand(0).setReg(reg - SP::I0 + SP::O0); in combineRestoreADD()
412 if (reg < SP::I0 || reg > SP::I7) in combineRestoreOR()
435 OrMI->getOperand(0).setReg(reg - SP::I0 + SP::O0); in combineRestoreOR()
450 if (reg < SP::I0 || reg > SP::I7) in combineRestoreSETHIi()
469 RestoreMI->getOperand(0).setReg(reg - SP::I0 + SP::O0); in combineRestoreSETHIi()
H A DSparcISelLowering.h108 return SP::I0;
H A DSparcISelLowering.cpp59 SP::I0, SP::I1, SP::I2, SP::I3, SP::I4, SP::I5 in CC_Sparc_Assign_Split_64()
87 SP::I0, SP::I1, SP::I2, SP::I3, SP::I4, SP::I5 in CC_Sparc_Assign_Ret_Split_64()
121 Reg = SP::I0 + Offset/8; in CC_Sparc64_Full()
166 unsigned Reg = SP::I0 + Offset/8; in CC_Sparc64_Half()
189 static_assert(SP::I0 + 7 == SP::I7 && SP::O0 + 7 == SP::O7, in toCallerWindow()
191 if (Reg >= SP::I0 && Reg <= SP::I7) in toCallerWindow()
192 return Reg - SP::I0 + SP::O0; in toCallerWindow()
266 // If the function returns a struct, copy the SRetReturnReg to I0 in LowerReturn_32()
274 Chain = DAG.getCopyToReg(Chain, DL, SP::I0, Val, Flag); in LowerReturn_32()
276 RetOps.push_back(DAG.getRegister(SP::I0, PtrV in LowerReturn_32()
[all...]
/third_party/mbedtls/library/
H A Dcamellia.c252 uint32_t I0, I1; in camellia_feistel() local
253 I0 = x[0] ^ k[0]; in camellia_feistel()
256 I0 = ((uint32_t) SBOX1(MBEDTLS_BYTE_3(I0)) << 24) | in camellia_feistel()
257 ((uint32_t) SBOX2(MBEDTLS_BYTE_2(I0)) << 16) | in camellia_feistel()
258 ((uint32_t) SBOX3(MBEDTLS_BYTE_1(I0)) << 8) | in camellia_feistel()
259 ((uint32_t) SBOX4(MBEDTLS_BYTE_0(I0))); in camellia_feistel()
265 I0 ^= (I1 << 8) | (I1 >> 24); in camellia_feistel()
266 I1 ^= (I0 << 16) | (I0 >> 1 in camellia_feistel()
[all...]
/third_party/node/deps/openssl/openssl/crypto/poly1305/asm/
H A Dpoly1305-ppc.pl766 my ($I0, $I1, $I2, $I3, $I4) = map("v$_",(5..9));
1351 vpermdi $I0,$T1,$T2,0b00 # smash input to base 2^26
1357 vsrd $I1,$I0,$_26
1361 vand $I0,$I0,$mask26
1381 vmrgow $I0,$T1,$I0
1428 vmuleuw $ACC0,$I0,$R0
1429 vmuleuw $ACC1,$I0,$R1
1430 vmuleuw $ACC2,$I0,
[all...]
/third_party/openssl/crypto/poly1305/asm/
H A Dpoly1305-ppc.pl766 my ($I0, $I1, $I2, $I3, $I4) = map("v$_",(5..9));
1351 vpermdi $I0,$T1,$T2,0b00 # smash input to base 2^26
1357 vsrd $I1,$I0,$_26
1361 vand $I0,$I0,$mask26
1381 vmrgow $I0,$T1,$I0
1428 vmuleuw $ACC0,$I0,$R0
1429 vmuleuw $ACC1,$I0,$R1
1430 vmuleuw $ACC2,$I0,
[all...]
/third_party/googletest/googletest/src/hwext/
H A Dgtest-ext.cc127 enum indexEnum {I0 = 0, I1, I2, I3, I4}; in getLevel() enumerator
157 if (level == levelList[I0]) return I0; in getLevel()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Transforms/Utils/
H A DSimplifyCFG.cpp1479 const Instruction *I0 = Insts.front(); in canSinkInstructions() local
1481 if (!I->isSameOperationAs(I0)) in canSinkInstructions()
1489 auto *PNUse = dyn_cast<PHINode>(*I0->user_begin()); in canSinkInstructions()
1490 auto *Succ = I0->getParent()->getTerminator()->getSuccessor(0); in canSinkInstructions()
1510 if (isa<StoreInst>(I0) && any_of(Insts, [](const Instruction *I) { in canSinkInstructions()
1514 if (isa<LoadInst>(I0) && any_of(Insts, [](const Instruction *I) { in canSinkInstructions()
1518 if (isLifeTimeMarker(I0) && any_of(Insts, [](const Instruction *I) { in canSinkInstructions()
1523 for (unsigned OI = 0, OE = I0->getNumOperands(); OI != OE; ++OI) { in canSinkInstructions()
1524 if (I0->getOperand(OI)->getType()->isTokenTy()) in canSinkInstructions()
1528 auto SameAsI0 = [&I0, O in canSinkInstructions()
1570 Instruction *I0 = Insts.front(); sinkLastInstruction() local
[all...]
H A DCodeMoverUtils.cpp33 bool llvm::isControlFlowEquivalent(const Instruction &I0, const Instruction &I1, in isControlFlowEquivalent() argument
36 return isControlFlowEquivalent(*I0.getParent(), *I1.getParent(), DT, PDT); in isControlFlowEquivalent()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Transforms/Utils/
H A DCodeMoverUtils.h25 /// Return true if \p I0 and \p I1 are control flow equivalent.
30 bool isControlFlowEquivalent(const Instruction &I0, const Instruction &I1,
/third_party/ltp/testcases/kernel/syscalls/ptrace/
H A Dptrace04.c36 R(I0) R(I1) R(I2) R(I3)
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/MCTargetDesc/
H A DARMTargetStreamer.cpp73 const unsigned I0 = LittleEndian ? II + 0 : II + 1; in emitInst() local
75 Buffer[Size - II - 2] = uint8_t(Inst >> I0 * CHAR_BIT); in emitInst()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
H A DAMDGPUPromoteAlloca.cpp319 ConstantInt *I0 = dyn_cast<ConstantInt>(GEP->getOperand(1)); in GEPToVectorIndex()
320 if (!I0 || !I0->isZero()) in GEPToVectorIndex()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Analysis/
H A DVectorUtils.cpp596 Instruction *I0 = cast<Instruction>(VL[0]); in propagateMetadata() local
598 I0->getAllMetadataOtherThanDebugLoc(Metadata); in propagateMetadata()
604 MDNode *MD = I0->getMetadata(Kind); in propagateMetadata()
/third_party/skia/third_party/externals/swiftshader/third_party/subzero/unittest/AssemblerX8632/
H A DTestUtil.h241 Dqword(typename std::enable_if<std::is_same<T, int32_t>::value, T>::type I0,
243 I32[0] = I0;

Completed in 26 milliseconds

12