Searched refs:Eors (Results 1 - 12 of 12) sorted by relevance
| /third_party/vixl/test/aarch32/ |
| H A D | test-simulator-cond-rd-rn-operand-rm-a32.cc | 125 M(Eors) \
|
| H A D | test-simulator-cond-rd-rn-operand-rm-t32.cc | 125 M(Eors) \
|
| H A D | test-simulator-cond-rd-rn-operand-const-a32.cc | 125 M(Eors) \
|
| H A D | test-simulator-cond-rd-rn-operand-const-t32.cc | 125 M(Eors) \
|
| H A D | test-simulator-cond-rd-rn-operand-rm-shift-amount-1to31-a32.cc | 125 M(Eors) \
|
| H A D | test-simulator-cond-rd-rn-operand-rm-shift-amount-1to31-t32.cc | 125 M(Eors) \
|
| H A D | test-simulator-cond-rd-rn-operand-rm-shift-amount-1to32-a32.cc | 125 M(Eors) \
|
| H A D | test-simulator-cond-rd-rn-operand-rm-shift-amount-1to32-t32.cc | 125 M(Eors) \
|
| H A D | test-simulator-cond-rd-rn-operand-rm-shift-rs-a32.cc | 125 M(Eors) \
|
| H A D | test-assembler-aarch32.cc | 3291 __ Eors(r0, r0, 0); in TEST()
6109 // CHECK_SIZE_MATCH(Eors(r7, r7, r6),
6110 // Eors(r7, r6, r7));
6112 // CHECK_SIZE_MATCH(Eors(eq, r7, r7, r6),
6113 // Eors(eq, r7, r6, r7));
|
| /third_party/vixl/src/aarch32/ |
| H A D | macro-assembler-aarch32.h | 1988 Eors(cond, rd, rn, operand); in MacroAssembler()
1995 Eors(cond, rd, rn, operand); in MacroAssembler()
2009 void Eors(Condition cond, Register rd, Register rn, const Operand& operand) { in MacroAssembler() function in vixl::aarch32::MacroAssembler
2023 void Eors(Register rd, Register rn, const Operand& operand) { in MacroAssembler() function in vixl::aarch32::MacroAssembler
2024 Eors(al, rd, rn, operand); in MacroAssembler()
|
| /third_party/vixl/src/aarch64/ |
| H A D | macro-assembler-aarch64.h | 4268 void Eors(const PRegisterWithLaneSize& pd, in Eors() function in vixl::aarch64::MacroAssembler
|
Completed in 64 milliseconds