Home
last modified time | relevance | path

Searched refs:BITSET_DECLARE (Results 1 - 25 of 32) sorted by relevance

12

/third_party/mesa3d/src/util/tests/
H A Dbitset_test.cpp31 BITSET_DECLARE(mask32, 32); in TEST()
32 BITSET_DECLARE(mask64, 64); in TEST()
33 BITSET_DECLARE(mask128, 128); in TEST()
42 BITSET_DECLARE(mask128, 128); in TEST()
56 BITSET_DECLARE(mask128, 128); in TEST()
72 BITSET_DECLARE(mask128, 128); in TEST()
94 BITSET_DECLARE(mask128, 128); in TEST()
114 BITSET_DECLARE(mask128, 128); in TEST()
156 BITSET_DECLARE(r, 128); in TEST()
157 BITSET_DECLARE( in TEST()
[all...]
/third_party/mesa3d/src/compiler/
H A Dshader_info.h167 BITSET_DECLARE(system_values_read, SYSTEM_VALUE_MAX);
201 BITSET_DECLARE(textures_used, 128);
204 BITSET_DECLARE(textures_used_by_txf, 128);
207 BITSET_DECLARE(samplers_used, 32);
210 BITSET_DECLARE(images_used, 64);
212 BITSET_DECLARE(image_buffers, 64);
214 BITSET_DECLARE(msaa_images, 64);
/third_party/mesa3d/src/freedreno/afuc/
H A Demu.h37 BITSET_DECLARE(written, EMU_NUM_GPR_REGS);
47 BITSET_DECLARE(written, EMU_NUM_CONTROL_REGS);
54 BITSET_DECLARE(written, EMU_NUM_GPU_REGS);
61 BITSET_DECLARE(written, EMU_NUM_PIPE_REGS);
/third_party/mesa3d/src/vulkan/runtime/
H A Dvk_graphics_state.h681 BITSET_DECLARE(set, MESA_VK_DYNAMIC_GRAPHICS_STATE_ENUM_MAX);
684 BITSET_DECLARE(dirty, MESA_VK_DYNAMIC_GRAPHICS_STATE_ENUM_MAX);
704 BITSET_DECLARE(dynamic, MESA_VK_DYNAMIC_GRAPHICS_STATE_ENUM_MAX);
H A Dvk_graphics_state.c136 BITSET_DECLARE(all_dynamic, MESA_VK_DYNAMIC_GRAPHICS_STATE_ENUM_MAX); in validate_dynamic_state_groups()
1051 BITSET_DECLARE(dynamic, MESA_VK_DYNAMIC_GRAPHICS_STATE_ENUM_MAX); in vk_graphics_pipeline_state_fill()
1230 BITSET_DECLARE(dynamic_filter, MESA_VK_DYNAMIC_GRAPHICS_STATE_ENUM_MAX); in vk_graphics_pipeline_state_fill()
1452 BITSET_DECLARE(needed, MESA_VK_DYNAMIC_GRAPHICS_STATE_ENUM_MAX); in vk_dynamic_graphics_state_fill()
/third_party/mesa3d/src/panfrost/bifrost/
H A Dbi_opt_push_ubo.c53 BITSET_DECLARE(pushed, MAX_UBO_WORDS);
185 BITSET_DECLARE(row, PAN_MAX_PUSH);
282 BITSET_DECLARE(visited, PAN_MAX_PUSH) = { 0 }; in bi_opt_reorder_push()
/third_party/mesa3d/src/panfrost/vulkan/
H A Dpanvk_varyings.h62 BITSET_DECLARE(active, VARYING_SLOT_MAX);
/third_party/mesa3d/src/gallium/drivers/panfrost/
H A Dpan_resource.h79 BITSET_DECLARE(data, MAX_MIP_LEVELS);
H A Dpan_context.h150 BITSET_DECLARE(active, PAN_MAX_BATCHES);
/third_party/mesa3d/src/amd/common/
H A Dac_nir_opt_outputs.c123 BITSET_DECLARE(outputs_optimized, NUM_TOTAL_VARYING_SLOTS), in ac_eliminate_duplicated_output()
258 BITSET_DECLARE(outputs_optimized, NUM_TOTAL_VARYING_SLOTS); in ac_nir_optimize_outputs()
/third_party/mesa3d/src/panfrost/midgard/
H A Dmir_promote_uniforms.c60 BITSET_DECLARE(uses, MAX_UBO_QWORDS);
61 BITSET_DECLARE(pushed, MAX_UBO_QWORDS);
/third_party/mesa3d/src/virtio/vulkan/
H A Dvn_cs.h90 BITSET_DECLARE(extension_bitset, VN_INFO_EXTENSION_MAX_NUMBER + 1);
/third_party/mesa3d/src/compiler/nir/
H A Dnir_lower_io_arrays_to_elements.c370 BITSET_DECLARE(indirects, 4 * VARYING_SLOT_TESS_MAX) = {0}; in nir_lower_io_arrays_to_elements_no_indirects()
408 BITSET_DECLARE(indirects, 4 * VARYING_SLOT_TESS_MAX) = {0}; in nir_lower_io_arrays_to_elements()
H A Dnir_lower_mediump.c69 BITSET_DECLARE(inputs, NUM_TOTAL_VARYING_SLOTS); in nir_recompute_io_bases()
70 BITSET_DECLARE(outputs, NUM_TOTAL_VARYING_SLOTS); in nir_recompute_io_bases()
/third_party/mesa3d/src/gallium/drivers/lima/ir/pp/
H A Dliveness.c193 BITSET_DECLARE(temp_live_set, comp->reg_num); in ppir_liveness_compute_live_sets()
/third_party/mesa3d/src/gallium/auxiliary/util/
H A Du_threaded_context.h444 BITSET_DECLARE(buffer_list, TC_BUFFER_ID_MASK + 1);
/third_party/mesa3d/src/gallium/drivers/asahi/
H A Dagx_state.h251 BITSET_DECLARE(data_valid, PIPE_MAX_TEXTURE_LEVELS);
/third_party/mesa3d/src/freedreno/ir3/
H A Dir3_nir_opt_preamble.c312 BITSET_DECLARE(promoted_to_float, preamble_size); in ir3_nir_lower_preamble()
H A Dir3_ra.c307 BITSET_DECLARE(available, RA_MAX_FILE_SIZE);
308 BITSET_DECLARE(available_to_evict, RA_MAX_FILE_SIZE);
820 BITSET_DECLARE(available_to_evict, RA_MAX_FILE_SIZE); in try_evict_regs()
824 BITSET_DECLARE(available, RA_MAX_FILE_SIZE); in try_evict_regs()
/third_party/mesa3d/src/freedreno/vulkan/
H A Dtu_device.h260 BITSET_DECLARE(custom_border_color, TU_BORDER_COLOR_COUNT);
/third_party/mesa3d/src/intel/compiler/
H A Dbrw_nir_lower_mem_access_bit_sizes.c190 BITSET_DECLARE(mask, NIR_MAX_VEC_COMPONENTS * sizeof(uint64_t)); in lower_mem_store_bit_size()
/third_party/mesa3d/src/intel/vulkan/
H A DgenX_blorp_exec.c342 BITSET_DECLARE(dyn_dirty, MESA_VK_DYNAMIC_GRAPHICS_STATE_ENUM_MAX); in blorp_exec_on_render()
/third_party/mesa3d/src/asahi/compiler/
H A Dagx_register_allocate.c97 BITSET_DECLARE(used_regs, AGX_NUM_REGS) = { 0 }; in agx_ra_assign_local()
H A Dagx_compiler.h362 BITSET_DECLARE(regs_out, AGX_NUM_REGS);
/third_party/mesa3d/src/util/
H A Dbitset.h47 #define BITSET_DECLARE(name, bits) BITSET_WORD name[BITSET_WORDS(bits)] macro

Completed in 26 milliseconds

12