/third_party/vixl/benchmarks/aarch64/ |
H A D | bench-utils.cc | 211 __ Adr(PickX(), labels_.begin()->target); in GenerateTrivialSequence() 349 __ Adr(reg, &fn); in GenerateCallReturnSequence()
|
/third_party/vixl/test/aarch64/ |
H A D | test-assembler-aarch64.cc | 2033 __ Adr(x1, &label_3); // Set to zero to indicate success. in TEST() 2035 __ Adr(x2, &label_1); // Multiple forward references to the same label. in TEST() 2036 __ Adr(x3, &label_1); in TEST() 2037 __ Adr(x4, &label_1); in TEST() 2047 __ Adr(x2, &label_3); // Self-reference (offset 0). in TEST() 2049 __ Adr(x2, &label_4); // Simple forward reference. in TEST() 2053 __ Adr(x2, &label_3); // Multiple reverse references to the same label. in TEST() 2054 __ Adr(x3, &label_3); in TEST() 2055 __ Adr(x4, &label_3); in TEST() 2056 __ Adr(x in TEST() [all...] |
H A D | test-assembler-sve-aarch64.cc | 70 masm->Adr(temp, &data); in Initialise() 18435 __ Adr(z3.VnD(), SVEMemOperand(z0.VnD(), z1.VnD())); 18436 __ Adr(z4.VnD(), SVEMemOperand(z0.VnD(), z1.VnD(), LSL, 1)); 18437 __ Adr(z5.VnD(), SVEMemOperand(z0.VnD(), z1.VnD(), LSL, 2)); 18438 __ Adr(z6.VnD(), SVEMemOperand(z0.VnD(), z1.VnD(), LSL, 3)); 18439 __ Adr(z7.VnD(), SVEMemOperand(z0.VnD(), z2.VnD(), UXTW)); 18440 __ Adr(z8.VnD(), SVEMemOperand(z0.VnD(), z2.VnD(), UXTW, 1)); 18441 __ Adr(z9.VnD(), SVEMemOperand(z0.VnD(), z2.VnD(), UXTW, 2)); 18442 __ Adr(z10.VnD(), SVEMemOperand(z0.VnD(), z2.VnD(), UXTW, 3)); 18443 __ Adr(z1 [all...] |
/third_party/node/deps/v8/src/codegen/arm64/ |
H A D | macro-assembler-arm64.cc | 946 void TurboAssembler::Adr(const Register& rd, Label* label, AdrHint hint) { in Adr() function in v8::internal::TurboAssembler 1766 Adr(pc_scratch, &get_pc); in CallCFunction() 2222 Adr(x17, &return_location); in StoreReturnAddressAndCall() 3554 Adr(x0, &format_address); in TruncateDoubleToI() 3726 Adr(x17, return_location); in TruncateDoubleToI()
|
H A D | macro-assembler-arm64.h | 1090 void Adr(const Register& rd, Label* label, AdrHint = kAdrNear);
|
/third_party/vixl/test/aarch32/ |
H A D | test-assembler-aarch32.cc | 1180 __ Adr(r4, &big_literal); in TEST() 1229 __ Adr(r4, &big_literal); in TEST() 1524 __ Adr(r4, &big_literal); in TEST() 1568 __ Adr(r2, &big_literal); in TEST() 1629 __ Adr(r2, &big_literal); in EmitLdrdLiteralStressTest() 2050 __ Adr(r0, &hello_string); in TEST() 2082 __ Adr(r4, &l1); in TEST() 2085 __ Adr(r5, &l1); in TEST() 2972 __ Adr(r2, &literal); in TEST() 5162 // Test on both sizes of the Adr rang in TEST_T32() [all...] |
H A D | test-disasm-a32.cc | 2730 COMPARE_A32(Adr(pc, &literal), "adr pc, 0x00000004\n"); in TEST() 2731 MUST_FAIL_TEST_T32(Adr(pc, &literal), "Unpredictable instruction.\n"); in TEST()
|
/third_party/node/deps/v8/src/baseline/arm64/ |
H A D | baseline-assembler-arm64-inl.h | 550 __ Adr(temp, &table); in Switch()
|
/third_party/vixl/src/aarch32/ |
H A D | macro-assembler-aarch32.cc | 475 Adr(r0, format_literal); in Printf() 605 Adr(r0, format_literal); in Printf()
|
H A D | macro-assembler-aarch32.h | 630 // Adr with a literal already constructed. Add the literal to the pool if it in MacroAssembler() 632 void Adr(Condition cond, Register rd, RawLiteral* literal) { in MacroAssembler() function in vixl::aarch32::MacroAssembler 655 void Adr(Register rd, RawLiteral* literal) { Adr(al, rd, literal); } in MacroAssembler() function in vixl::aarch32::MacroAssembler
|
/third_party/node/deps/v8/src/regexp/arm64/ |
H A D | regexp-macro-assembler-arm64.cc | 1249 __ Adr(x10, label, MacroAssembler::kAdrFar); in PushBacktrack()
|
/third_party/node/deps/v8/src/builtins/arm64/ |
H A D | builtins-arm64.cc | 1834 __ Adr(lr, &return_from_bytecode_dispatch); in Generate_InterpreterEnterBytecode() 2058 __ Adr(lr, &jump); in Generate_OSREntry()
|
/third_party/vixl/src/aarch64/ |
H A D | macro-assembler-aarch64.cc | 2755 Adr(x0, &format_address); in Emit()
|
H A D | macro-assembler-aarch64.h | 1129 void Adr(const Register& rd, Label* label) { in Adr() function in vixl::aarch64::MacroAssembler 3666 void Adr(const ZRegister& zd, const SVEMemOperand& addr) { in Adr() function in vixl::aarch64::MacroAssembler
|
/third_party/node/deps/v8/src/compiler/backend/arm64/ |
H A D | code-generator-arm64.cc | 2993 __ Adr(temp, &table); in AssembleArchInstruction()
|