Home
last modified time | relevance | path

Searched refs:AVX (Results 1 - 25 of 39) sorted by relevance

12

/third_party/node/deps/v8/src/codegen/shared-ia32-x64/
H A Dmacro-assembler-shared-ia32-x64.cc82 if (CpuFeatures::IsSupported(AVX)) { in Movhps()
83 CpuFeatureScope scope(this, AVX); in Movhps()
95 if (CpuFeatures::IsSupported(AVX)) { in Movlps()
96 CpuFeatureScope scope(this, AVX); in Movlps()
108 if (CpuFeatures::IsSupported(AVX)) { in Pblendvb()
109 CpuFeatureScope scope(this, AVX); in Pblendvb()
121 if (CpuFeatures::IsSupported(AVX)) { in Shufps()
122 CpuFeatureScope avx_scope(this, AVX); in Shufps()
141 if (CpuFeatures::IsSupported(AVX)) { in F64x2ExtractLane()
142 CpuFeatureScope avx_scope(this, AVX); in F64x2ExtractLane()
[all...]
H A Dmacro-assembler-shared-ia32-x64.h49 // Will move src1 to dst if AVX is not supported.
70 // Supports both SSE and AVX. Move src1 to dst if they are not equal on SSE.
73 if (CpuFeatures::IsSupported(AVX)) { in Pshufb()
74 CpuFeatureScope avx_scope(this, AVX); in Pshufb()
92 // Shufps that will mov src1 into dst if AVX is not supported.
96 // Helper struct to implement functions that check for AVX support and
97 // dispatch to the appropriate AVX/SSE instruction.
102 // Call a method where the AVX version expects the dst argument to be
109 if (CpuFeatures::IsSupported(AVX)) { in emit()
110 CpuFeatureScope scope(assm, AVX); in emit()
[all...]
/third_party/ffmpeg/libavutil/x86/
H A Dcpu.h44 #define X86_AVX(flags) CPUEXT(flags, AVX)
45 #define X86_AVX_FAST(flags) CPUEXT_FAST(flags, AVX)
46 #define X86_AVX_SLOW(flags) CPUEXT_SLOW(flags, AVX)
70 #define EXTERNAL_AVX(flags) CPUEXT_SUFFIX(flags, _EXTERNAL, AVX)
71 #define EXTERNAL_AVX_FAST(flags) CPUEXT_SUFFIX_FAST(flags, _EXTERNAL, AVX)
72 #define EXTERNAL_AVX_SLOW(flags) CPUEXT_SUFFIX_SLOW(flags, _EXTERNAL, AVX)
75 #define EXTERNAL_FMA3_FAST(flags) CPUEXT_SUFFIX_FAST2(flags, _EXTERNAL, FMA3, AVX)
76 #define EXTERNAL_FMA3_SLOW(flags) CPUEXT_SUFFIX_SLOW2(flags, _EXTERNAL, FMA3, AVX)
79 #define EXTERNAL_AVX2_FAST(flags) CPUEXT_SUFFIX_FAST2(flags, _EXTERNAL, AVX2, AVX)
80 #define EXTERNAL_AVX2_SLOW(flags) CPUEXT_SUFFIX_SLOW2(flags, _EXTERNAL, AVX2, AVX)
[all...]
H A Dtx_float_init.c74 TX_DEF(fft8, FFT, 8, 8, 2, 0, 256, b8_i0, avx, AVX, AV_TX_INPLACE, AV_CPU_FLAG_AVXSLOW),
75 TX_DEF(fft8_ns, FFT, 8, 8, 2, 0, 320, b8_i0, avx, AVX, AV_TX_INPLACE | FF_TX_PRESHUFFLE,
77 TX_DEF(fft16, FFT, 16, 16, 2, 0, 256, b8_i2, avx, AVX, AV_TX_INPLACE, AV_CPU_FLAG_AVXSLOW),
78 TX_DEF(fft16_ns, FFT, 16, 16, 2, 0, 320, b8_i2, avx, AVX, AV_TX_INPLACE | FF_TX_PRESHUFFLE,
85 TX_DEF(fft32, FFT, 32, 32, 2, 0, 256, b8_i2, avx, AVX, AV_TX_INPLACE, AV_CPU_FLAG_AVXSLOW),
86 TX_DEF(fft32_ns, FFT, 32, 32, 2, 0, 320, b8_i2, avx, AVX, AV_TX_INPLACE | FF_TX_PRESHUFFLE,
/third_party/node/deps/v8/src/codegen/x64/
H A Dassembler-x64.cc53 // Mac OS X up to 10.9 has a bug where AVX transitions were indeed being in OSHasAVXSupport()
54 // caused by ISRs, so we detect that here and disable AVX in that case. in OSHasAVXSupport()
69 // Check whether OS claims to support AVX. in OSHasAVXSupport()
100 SetSupported(AVX); in ProbeImpl()
118 // AVX but not SSE4_2, if we have --enable-avx and --no-enable-sse4-2, the in ProbeImpl()
119 // code above would set AVX to supported, and SSE4_2 to unsupported, then the in ProbeImpl()
120 // checks below will set AVX to unsupported. in ProbeImpl()
125 if (!FLAG_enable_avx || !IsSupported(SSE4_2)) SetUnsupported(AVX); in ProbeImpl()
126 if (!FLAG_enable_avx2 || !IsSupported(AVX)) SetUnsupported(AVX2); in ProbeImpl()
127 if (!FLAG_enable_fma3 || !IsSupported(AVX)) SetUnsupporte in ProbeImpl()
[all...]
H A Dmacro-assembler-x64.cc875 if (CpuFeatures::IsSupported(AVX)) { in CallRecordWriteStub()
876 CpuFeatureScope avx_scope(this, AVX); in CallRecordWriteStub()
884 if (CpuFeatures::IsSupported(AVX)) { in CallRecordWriteStub()
885 CpuFeatureScope avx_scope(this, AVX); in CallRecordWriteStub()
893 if (CpuFeatures::IsSupported(AVX)) { in CallRecordWriteStub()
894 CpuFeatureScope avx_scope(this, AVX); in CallRecordWriteStub()
903 if (CpuFeatures::IsSupported(AVX)) { in CallRecordWriteStub()
904 CpuFeatureScope scope(this, AVX); in CallRecordWriteStub()
912 if (CpuFeatures::IsSupported(AVX)) { in CallRecordWriteStub()
913 CpuFeatureScope scope(this, AVX); in CallRecordWriteStub()
[all...]
H A Dassembler-x64.h935 SIMDPrefix pp, LeadingOpcode m, VexW w, CpuFeature feature = AVX);
937 SIMDPrefix pp, LeadingOpcode m, VexW w, CpuFeature feature = AVX);
1003 vinstr(0x##opcode, dst, src1, src2, k##prefix, k##escape, kW0, AVX); \
1006 vinstr(0x##opcode, dst, src1, src2, k##prefix, k##escape, kW0, AVX); \
1193 vinstr(0x4A, dst, src1, src2, k66, k0F3A, kW0, AVX); in vblendvps()
1206 vinstr(0x4B, dst, src1, src2, k66, k0F3A, kW0, AVX); in vblendvpd()
1359 // AVX instruction
1583 vinstr(0x08, dst, ymm0, src, k66, k0F3A, kWIG, AVX); in vroundps()
1591 vinstr(0x09, dst, ymm0, src, k66, k0F3A, kWIG, AVX); in vroundpd()
1597 vinstr(op, dst, src1, src2, kF2, k0F, kWIG, AVX); in vsd()
[all...]
/third_party/skia/src/core/
H A DSkCpu.h21 AVX = 1 << 6, enumerator
83 features |= AVX; in Supports()
97 features &= (SSE1 | SSE2 | SSE3 | SSSE3 | SSE41 | SSE42 | AVX); in Supports()
H A DSkCpu.cpp52 if (abcd[2] & (1<<28)) { features |= SkCpu:: AVX; } in read_cpu_features()
/third_party/node/deps/v8/src/compiler/backend/ia32/
H A Dcode-generator-ia32.cc488 if (CpuFeatures::IsSupported(AVX)) { \
489 CpuFeatureScope avx_scope(tasm(), AVX); \
498 if (CpuFeatures::IsSupported(AVX)) { \
499 CpuFeatureScope avx_scope(tasm(), AVX); \
545 if (CpuFeatures::IsSupported(AVX)) { \
546 CpuFeatureScope avx_scope(tasm(), AVX); \
554 if (CpuFeatures::IsSupported(AVX)) { \
555 CpuFeatureScope avx_scope(tasm(), AVX); \
2108 if (CpuFeatures::IsSupported(AVX)) { in AssembleArchInstruction()
2109 CpuFeatureScope avx_scope(tasm(), AVX); in AssembleArchInstruction() local
2320 CpuFeatureScope avx_scope(tasm(), AVX); AssembleArchInstruction() local
2361 CpuFeatureScope avx_scope(tasm(), AVX); AssembleArchInstruction() local
2421 CpuFeatureScope avx_scope(tasm(), AVX); AssembleArchInstruction() local
2441 CpuFeatureScope avx_scope(tasm(), AVX); AssembleArchInstruction() local
2557 CpuFeatureScope avx_scope(tasm(), AVX); AssembleArchInstruction() local
2579 CpuFeatureScope avx_scope(tasm(), AVX); AssembleArchInstruction() local
2636 CpuFeatureScope avx_scope(tasm(), AVX); AssembleArchInstruction() local
2656 CpuFeatureScope avx_scope(tasm(), AVX); AssembleArchInstruction() local
2849 CpuFeatureScope avx_scope(tasm(), AVX); AssembleArchInstruction() local
2872 CpuFeatureScope avx_scope(tasm(), AVX); AssembleArchInstruction() local
2930 CpuFeatureScope avx_scope(tasm(), AVX); AssembleArchInstruction() local
2949 CpuFeatureScope avx_scope(tasm(), AVX); AssembleArchInstruction() local
3188 CpuFeatureScope avx_scope(tasm(), AVX); AssembleArchInstruction() local
3253 CpuFeatureScope avx_scope(tasm(), AVX); AssembleArchInstruction() local
3279 CpuFeatureScope avx_scope(tasm(), AVX); AssembleArchInstruction() local
3306 CpuFeatureScope avx_scope(tasm(), AVX); AssembleArchInstruction() local
3333 CpuFeatureScope avx_scope(tasm(), AVX); AssembleArchInstruction() local
3362 CpuFeatureScope avx_scope(tasm(), AVX); AssembleArchInstruction() local
3392 CpuFeatureScope avx_scope(tasm(), AVX); AssembleArchInstruction() local
3428 CpuFeatureScope avx_scope(tasm(), AVX); AssembleArchInstruction() local
[all...]
H A Dinstruction-selector-ia32.cc328 if (selector->IsSupported(AVX)) { in VisitRROFloat()
343 if (selector->IsSupported(AVX)) { in VisitFloatUnop()
356 if (selector->IsSupported(AVX)) { in VisitRRSimd()
368 // a register as we don't have memory alignment yet. For AVX, memory operands
375 if (selector->IsSupported(AVX)) { in VisitRROSimd()
386 InstructionOperand dst = selector->IsSupported(AVX) in VisitRRRSimd()
414 if (selector->IsSupported(AVX)) { in VisitRRISimd()
448 InstructionOperand output = CpuFeatures::IsSupported(AVX) in VisitI8x16Shift()
506 InstructionOperand outputs[] = {IsSupported(AVX) ? g.DefineAsRegister(node) in VisitLoadLane()
2439 if (IsSupported(AVX)) { in VisitF64x2Min()
[all...]
/third_party/node/deps/v8/src/compiler/backend/x64/
H A Dinstruction-selector-x64.cc1707 if (selector->IsSupported(AVX)) { in VisitFloatBinop()
1723 if (selector->IsSupported(AVX)) { in VisitFloatUnop()
2450 selector->IsSupported(AVX) ? kAVXFloat32Cmp : kSSEFloat32Cmp; in VisitFloat32Compare()
2460 selector->IsSupported(AVX) ? kAVXFloat64Cmp : kSSEFloat64Cmp; in VisitFloat64Compare()
2592 IsSupported(AVX) ? kAVXFloat64Cmp : kSSEFloat64Cmp; in VisitWordCompareZero()
2820 IsSupported(AVX) ? kAVXFloat64Cmp : kSSEFloat64Cmp; in VisitFloat64LessThan()
3280 // When no-AVX, define dst == src to save a move. in VisitF64x2ReplaceLane()
3282 IsSupported(AVX) ? g.DefineAsRegister(node) : g.DefineSameAsFirst(node); in VisitF64x2ReplaceLane()
3308 InstructionOperand dst = IsSupported(AVX) ? g.DefineAsRegister(node) \
3326 IsSupported(AVX)
[all...]
H A Dcode-generator-x64.cc864 CpuFeatureScope avx_scope(tasm(), AVX); \
916 // Handles both SSE and AVX codegen. For SSE we use DefineSameAsFirst, so the
917 // dst and first src will be the same. For AVX we don't restrict it that way, so
921 if (CpuFeatures::IsSupported(AVX)) { \
922 CpuFeatureScope avx_scope(tasm(), AVX); \
953 if (CpuFeatures::IsSupported(AVX)) { \
954 CpuFeatureScope avx_scope(tasm(), AVX); \
968 if (CpuFeatures::IsSupported(AVX)) { \
969 CpuFeatureScope avx_scope(tasm(), AVX); \
999 if (CpuFeatures::IsSupported(AVX)) { \
2250 CpuFeatureScope avx_scope(tasm(), AVX); AssembleArchInstruction() local
2274 CpuFeatureScope avx_scope(tasm(), AVX); AssembleArchInstruction() local
[all...]
/third_party/node/deps/v8/src/wasm/baseline/ia32/
H A Dliftoff-assembler-ia32.h1878 if (CpuFeatures::IsSupported(AVX)) { in emit_f32_add()
1879 CpuFeatureScope scope(this, AVX); in emit_f32_add()
1891 if (CpuFeatures::IsSupported(AVX)) { in emit_f32_sub()
1892 CpuFeatureScope scope(this, AVX); in emit_f32_sub()
1906 if (CpuFeatures::IsSupported(AVX)) { in emit_f32_mul()
1907 CpuFeatureScope scope(this, AVX); in emit_f32_mul()
1919 if (CpuFeatures::IsSupported(AVX)) { in emit_f32_div()
1920 CpuFeatureScope scope(this, AVX); in emit_f32_div()
2072 if (CpuFeatures::IsSupported(AVX)) { in emit_f64_add()
2073 CpuFeatureScope scope(this, AVX); in emit_f64_add()
[all...]
/third_party/node/deps/v8/src/wasm/baseline/x64/
H A Dliftoff-assembler-x64.h1482 if (CpuFeatures::IsSupported(AVX)) { in emit_f32_add()
1483 CpuFeatureScope scope(this, AVX); in emit_f32_add()
1495 if (CpuFeatures::IsSupported(AVX)) { in emit_f32_sub()
1496 CpuFeatureScope scope(this, AVX); in emit_f32_sub()
1510 if (CpuFeatures::IsSupported(AVX)) { in emit_f32_mul()
1511 CpuFeatureScope scope(this, AVX); in emit_f32_mul()
1523 if (CpuFeatures::IsSupported(AVX)) { in emit_f32_div()
1524 CpuFeatureScope scope(this, AVX); in emit_f32_div()
1669 if (CpuFeatures::IsSupported(AVX)) { in emit_f64_add()
1670 CpuFeatureScope scope(this, AVX); in emit_f64_add()
[all...]
/third_party/ffmpeg/libavcodec/x86/
H A Dac3dsp_init.c91 SET_DOWNMIX_ALL(avx, AVX) in DOWNMIX_FUNCS()
H A Dblockdsp.asm7 ;* AVX version by Jokyo Images
H A Dexrdsp.asm8 ;* predictor AVX/AVX2 by Henrik Gramner
H A Dfft.asm2 ;* FFT transform with SSE/AVX optimizations
128 ; In AVX mode do two fft4 transforms
147 ; In AVX mode do two FFT8
H A Dh264_chromamc_10bit.asm2 ;* MMX/SSE2/AVX-optimized 10-bit H.264 chroma MC code
H A Dh264_weight_10bit.asm2 ;* MMX/SSE2/AVX-optimized 10-bit H.264 weighted prediction code
/third_party/node/deps/v8/src/codegen/
H A Dcpu-features.h22 AVX, enumerator
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
H A DX86Subtarget.h64 NoSSE, SSE1, SSE2, SSE3, SSSE3, SSE41, SSE42, AVX, AVX2, AVX512F enumerator
269 /// all AVX-512 CPUs.
326 /// Processor has AVX-512 PreFetch Instructions
329 /// Processor has AVX-512 Exponential and Reciprocal Instructions
332 /// Processor has AVX-512 Conflict Detection Instructions
335 /// Processor has AVX-512 population count Instructions
338 /// Processor has AVX-512 Doubleword and Quadword instructions
341 /// Processor has AVX-512 Byte and Word instructions
344 /// Processor has AVX-512 Vector Length eXtenstions
350 /// Processor has AVX
[all...]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Analysis/
H A DVFABIDemangling.cpp39 .Case("c", VFISAKind::AVX) in tryParseISA()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Analysis/
H A DVectorUtils.h48 AVX, // x86 AVX member in llvm::VFISAKind

Completed in 49 milliseconds

12