Home
last modified time | relevance | path

Searched refs:ADD_D (Results 1 - 12 of 12) sorted by relevance

/third_party/node/deps/v8/src/compiler/backend/mips/
H A Dinstruction-scheduler-mips.cc421 ADD_D = 4, enumerator
703 return Latency::MUL_D + Latency::ADD_D; in MaddSLatency()
711 return Latency::MUL_D + Latency::ADD_D; in MaddDLatency()
781 Latency::ADD_D + Latency::CVT_D_W; in CvtDUwLatency()
1770 return Latency::ADD_D; in GetInstructionLatency()
/third_party/node/deps/v8/src/compiler/backend/riscv64/
H A Dinstruction-scheduler-riscv64.cc449 ADD_D = 4, enumerator
1318 return Latency::ADD_D; in GetInstructionLatency()
1376 2 * Latency::CVT_D_L + Latency::ADD_D; in GetInstructionLatency()
/third_party/node/deps/v8/src/compiler/backend/mips64/
H A Dinstruction-scheduler-mips64.cc448 ADD_D = 4, enumerator
1514 return Latency::ADD_D; in GetInstructionLatency()
1572 2 * Latency::CVT_D_L + Latency::ADD_D; in GetInstructionLatency()
/third_party/node/deps/v8/src/codegen/loong64/
H A Dconstants-loong64.h335 ADD_D = 0x21U << 15,
1073 case ADD_D:
H A Dassembler-loong64.cc1029 GenRegister(ADD_D, rk, rj, rd); in add_d()
/third_party/node/deps/v8/src/codegen/mips64/
H A Dconstants-mips64.h682 ADD_D = ((0U << 3) + 0),
H A Dassembler-mips64.cc2804 GenInstrRegister(COP1, S, ft, fs, fd, ADD_D); in add_s()
2808 GenInstrRegister(COP1, D, ft, fs, fd, ADD_D); in add_d()
/third_party/node/deps/v8/src/codegen/mips/
H A Dconstants-mips.h637 ADD_D = ((0U << 3) + 0),
H A Dassembler-mips.cc2537 GenInstrRegister(COP1, D, ft, fs, fd, ADD_D); in add_d()
/third_party/node/deps/v8/src/execution/loong64/
H A Dsimulator-loong64.cc3450 case ADD_D:
3451 printf_instr("ADD_D\t %s: %016lx, %s, %016lx, %s, %016lx\n",
/third_party/node/deps/v8/src/execution/mips64/
H A Dsimulator-mips64.cc3167 case ADD_D: in DecodeTypeRegisterDRsType()
/third_party/node/deps/v8/src/execution/mips/
H A Dsimulator-mips.cc2786 case ADD_D: in DecodeTypeRegisterDRsType()

Completed in 55 milliseconds