/kernel/linux/linux-5.10/drivers/scsi/qla2xxx/ |
H A D | qla_dbg.c | 126 wrt_reg_word(®->mailbox0, MBC_LOAD_DUMP_MPI_RAM); in qla27xx_dump_mpi_ram() 127 wrt_reg_word(®->mailbox1, LSW(addr)); in qla27xx_dump_mpi_ram() 128 wrt_reg_word(®->mailbox8, MSW(addr)); in qla27xx_dump_mpi_ram() 130 wrt_reg_word(®->mailbox2, MSW(LSD(dump_dma))); in qla27xx_dump_mpi_ram() 131 wrt_reg_word(®->mailbox3, LSW(LSD(dump_dma))); in qla27xx_dump_mpi_ram() 132 wrt_reg_word(®->mailbox6, MSW(MSD(dump_dma))); in qla27xx_dump_mpi_ram() 133 wrt_reg_word(®->mailbox7, LSW(MSD(dump_dma))); in qla27xx_dump_mpi_ram() 135 wrt_reg_word(®->mailbox4, MSW(dwords)); in qla27xx_dump_mpi_ram() 136 wrt_reg_word(®->mailbox5, LSW(dwords)); in qla27xx_dump_mpi_ram() 138 wrt_reg_word( in qla27xx_dump_mpi_ram() [all...] |
H A D | qla_sup.c | 35 wrt_reg_word(®->u.isp2300.host_semaphore, 0x1); in qla2x00_lock_nvram_access() 42 wrt_reg_word(®->u.isp2300.host_semaphore, 0x1); in qla2x00_lock_nvram_access() 60 wrt_reg_word(®->u.isp2300.host_semaphore, 0); in qla2x00_unlock_nvram_access() 75 wrt_reg_word(®->nvram, data | NVR_SELECT | NVR_WRT_ENABLE); in qla2x00_nv_write() 78 wrt_reg_word(®->nvram, data | NVR_SELECT | NVR_CLOCK | in qla2x00_nv_write() 82 wrt_reg_word(®->nvram, data | NVR_SELECT | NVR_WRT_ENABLE); in qla2x00_nv_write() 122 wrt_reg_word(®->nvram, NVR_SELECT | NVR_CLOCK); in qla2x00_nvram_request() 129 wrt_reg_word(®->nvram, NVR_SELECT); in qla2x00_nvram_request() 135 wrt_reg_word(®->nvram, NVR_DESELECT); in qla2x00_nvram_request() 173 wrt_reg_word( in qla2x00_nv_deselect() [all...] |
H A D | qla_init.c | 2516 wrt_reg_word(®->hccr, HCCR_PAUSE_RISC); in qla2300_pci_config() 2525 wrt_reg_word(®->ctrl_status, 0x20); in qla2300_pci_config() 2535 wrt_reg_word(®->ctrl_status, 0x0); in qla2300_pci_config() 2539 wrt_reg_word(®->hccr, HCCR_RELEASE_RISC); in qla2300_pci_config() 2704 wrt_reg_word(®->hccr, HCCR_PAUSE_RISC); in qla2x00_reset_chip() 2718 wrt_reg_word(®->ctrl_status, 0x20); in qla2x00_reset_chip() 2722 wrt_reg_word(®->fpm_diag_config, 0x100); in qla2x00_reset_chip() 2727 wrt_reg_word(®->fpm_diag_config, 0x0); in qla2x00_reset_chip() 2732 wrt_reg_word(®->ctrl_status, 0x10); in qla2x00_reset_chip() 2751 wrt_reg_word( in qla2x00_reset_chip() [all...] |
H A D | qla_isr.c | 219 wrt_reg_word(®->hccr, HCCR_RESET_RISC); in qla2100_intr_handler() 229 wrt_reg_word(®->hccr, HCCR_CLR_RISC_INT); in qla2100_intr_handler() 249 wrt_reg_word(®->semaphore, 0); in qla2100_intr_handler() 254 wrt_reg_word(®->hccr, HCCR_CLR_RISC_INT); in qla2100_intr_handler() 345 wrt_reg_word(®->hccr, HCCR_RESET_RISC); in qla2300_intr_handler() 363 wrt_reg_word(®->semaphore, 0); in qla2300_intr_handler() 391 wrt_reg_word(®->hccr, HCCR_CLR_RISC_INT); in qla2300_intr_handler() 2513 wrt_reg_word(ISP_RSP_Q_OUT(ha, reg), rsp->ring_index); in qla2x00_process_response_queue() 4161 wrt_reg_word(®->isp.semaphore, 0); in qla2x00_request_irqs()
|
H A D | qla_mbx.c | 236 wrt_reg_word(optr, *iptr); in qla2x00_mailbox_command() 238 wrt_reg_word(optr, 0); in qla2x00_mailbox_command() 268 wrt_reg_word(®->isp.hccr, HCCR_SET_HOST_INT); in qla2x00_mailbox_command() 322 wrt_reg_word(®->isp.hccr, HCCR_SET_HOST_INT); in qla2x00_mailbox_command() 5435 wrt_reg_word(®->mailbox0, MBC_WRITE_MPI_REGISTER); in qla81xx_write_mpi_register() 5436 wrt_reg_word(®->mailbox1, mb[0]); in qla81xx_write_mpi_register() 5437 wrt_reg_word(®->mailbox2, mb[1]); in qla81xx_write_mpi_register() 5438 wrt_reg_word(®->mailbox3, mb[2]); in qla81xx_write_mpi_register() 5439 wrt_reg_word(®->mailbox4, mb[3]); in qla81xx_write_mpi_register()
|
H A D | qla_def.h | 167 static inline void wrt_reg_word(volatile __le16 __iomem *addr, u16 data) in wrt_reg_word() function 969 wrt_reg_word(MAILBOX_REG(ha, reg, num), data) 978 wrt_reg_word(FB_CMD_REG(ha, reg), data)
|
H A D | qla_iocb.c | 430 wrt_reg_word(ISP_REQ_Q_IN(ha, reg), req->ring_index); in qla2x00_start_scsi() 486 wrt_reg_word(ISP_REQ_Q_IN(ha, ®->isp), in qla2x00_start_iocbs()
|
H A D | qla_os.c | 1888 wrt_reg_word(®->ictrl, ICR_EN_INT | ICR_EN_RISC); in qla2x00_enable_intrs() 1903 wrt_reg_word(®->ictrl, 0); in qla2x00_disable_intrs()
|
/kernel/linux/linux-6.6/drivers/scsi/qla2xxx/ |
H A D | qla_dbg.c | 125 wrt_reg_word(®->mailbox0, MBC_LOAD_DUMP_MPI_RAM); in qla27xx_dump_mpi_ram() 126 wrt_reg_word(®->mailbox1, LSW(addr)); in qla27xx_dump_mpi_ram() 127 wrt_reg_word(®->mailbox8, MSW(addr)); in qla27xx_dump_mpi_ram() 129 wrt_reg_word(®->mailbox2, MSW(LSD(dump_dma))); in qla27xx_dump_mpi_ram() 130 wrt_reg_word(®->mailbox3, LSW(LSD(dump_dma))); in qla27xx_dump_mpi_ram() 131 wrt_reg_word(®->mailbox6, MSW(MSD(dump_dma))); in qla27xx_dump_mpi_ram() 132 wrt_reg_word(®->mailbox7, LSW(MSD(dump_dma))); in qla27xx_dump_mpi_ram() 134 wrt_reg_word(®->mailbox4, MSW(dwords)); in qla27xx_dump_mpi_ram() 135 wrt_reg_word(®->mailbox5, LSW(dwords)); in qla27xx_dump_mpi_ram() 137 wrt_reg_word( in qla27xx_dump_mpi_ram() [all...] |
H A D | qla_sup.c | 35 wrt_reg_word(®->u.isp2300.host_semaphore, 0x1); in qla2x00_lock_nvram_access() 42 wrt_reg_word(®->u.isp2300.host_semaphore, 0x1); in qla2x00_lock_nvram_access() 60 wrt_reg_word(®->u.isp2300.host_semaphore, 0); in qla2x00_unlock_nvram_access() 75 wrt_reg_word(®->nvram, data | NVR_SELECT | NVR_WRT_ENABLE); in qla2x00_nv_write() 78 wrt_reg_word(®->nvram, data | NVR_SELECT | NVR_CLOCK | in qla2x00_nv_write() 82 wrt_reg_word(®->nvram, data | NVR_SELECT | NVR_WRT_ENABLE); in qla2x00_nv_write() 122 wrt_reg_word(®->nvram, NVR_SELECT | NVR_CLOCK); in qla2x00_nvram_request() 129 wrt_reg_word(®->nvram, NVR_SELECT); in qla2x00_nvram_request() 135 wrt_reg_word(®->nvram, NVR_DESELECT); in qla2x00_nvram_request() 173 wrt_reg_word( in qla2x00_nv_deselect() [all...] |
H A D | qla_init.c | 2901 wrt_reg_word(®->hccr, HCCR_PAUSE_RISC); in qla2300_pci_config() 2910 wrt_reg_word(®->ctrl_status, 0x20); in qla2300_pci_config() 2920 wrt_reg_word(®->ctrl_status, 0x0); in qla2300_pci_config() 2924 wrt_reg_word(®->hccr, HCCR_RELEASE_RISC); in qla2300_pci_config() 3089 wrt_reg_word(®->hccr, HCCR_PAUSE_RISC); in qla2x00_reset_chip() 3103 wrt_reg_word(®->ctrl_status, 0x20); in qla2x00_reset_chip() 3107 wrt_reg_word(®->fpm_diag_config, 0x100); in qla2x00_reset_chip() 3112 wrt_reg_word(®->fpm_diag_config, 0x0); in qla2x00_reset_chip() 3117 wrt_reg_word(®->ctrl_status, 0x10); in qla2x00_reset_chip() 3136 wrt_reg_word( in qla2x00_reset_chip() [all...] |
H A D | qla_isr.c | 379 wrt_reg_word(®->hccr, HCCR_RESET_RISC); in qla2100_intr_handler() 389 wrt_reg_word(®->hccr, HCCR_CLR_RISC_INT); in qla2100_intr_handler() 409 wrt_reg_word(®->semaphore, 0); in qla2100_intr_handler() 414 wrt_reg_word(®->hccr, HCCR_CLR_RISC_INT); in qla2100_intr_handler() 505 wrt_reg_word(®->hccr, HCCR_RESET_RISC); in qla2300_intr_handler() 523 wrt_reg_word(®->semaphore, 0); in qla2300_intr_handler() 551 wrt_reg_word(®->hccr, HCCR_CLR_RISC_INT); in qla2300_intr_handler() 2975 wrt_reg_word(ISP_RSP_Q_OUT(ha, reg), rsp->ring_index); in qla2x00_process_response_queue() 4756 wrt_reg_word(®->isp.semaphore, 0); in qla2x00_request_irqs()
|
H A D | qla_mbx.c | 240 wrt_reg_word(optr, *iptr); in qla2x00_mailbox_command() 242 wrt_reg_word(optr, 0); in qla2x00_mailbox_command() 272 wrt_reg_word(®->isp.hccr, HCCR_SET_HOST_INT); in qla2x00_mailbox_command() 331 wrt_reg_word(®->isp.hccr, HCCR_SET_HOST_INT); in qla2x00_mailbox_command() 5518 wrt_reg_word(®->mailbox0, MBC_WRITE_MPI_REGISTER); in qla81xx_write_mpi_register() 5519 wrt_reg_word(®->mailbox1, mb[0]); in qla81xx_write_mpi_register() 5520 wrt_reg_word(®->mailbox2, mb[1]); in qla81xx_write_mpi_register() 5521 wrt_reg_word(®->mailbox3, mb[2]); in qla81xx_write_mpi_register() 5522 wrt_reg_word(®->mailbox4, mb[3]); in qla81xx_write_mpi_register()
|
H A D | qla_def.h | 193 static inline void wrt_reg_word(volatile __le16 __iomem *addr, u16 data) in wrt_reg_word() function 1079 wrt_reg_word(MAILBOX_REG(ha, reg, num), data) 1088 wrt_reg_word(FB_CMD_REG(ha, reg), data)
|
H A D | qla_iocb.c | 433 wrt_reg_word(ISP_REQ_Q_IN(ha, reg), req->ring_index); in qla2x00_start_scsi() 489 wrt_reg_word(ISP_REQ_Q_IN(ha, ®->isp), in qla2x00_start_iocbs()
|
H A D | qla_os.c | 2010 wrt_reg_word(®->ictrl, ICR_EN_INT | ICR_EN_RISC); in qla2x00_enable_intrs() 2025 wrt_reg_word(®->ictrl, 0); in qla2x00_disable_intrs()
|