Searched refs:ufshcd_rmwl (Results 1 - 8 of 8) sorted by relevance
/kernel/linux/linux-5.10/drivers/scsi/ufs/ |
H A D | ufs-qcom.h | 155 ufshcd_rmwl(hba, MASK_UFS_PHY_SOFT_RESET, in ufs_qcom_assert_reset() 167 ufshcd_rmwl(hba, MASK_UFS_PHY_SOFT_RESET, in ufs_qcom_deassert_reset()
|
H A D | ufs-qcom.c | 242 ufshcd_rmwl(host->hba, QUNIPRO_SEL, in ufs_qcom_select_unipro_mode() 1278 ufshcd_rmwl(hba, UTP_DBG_RAMS_EN, 0, REG_UFS_CFG1); in ufs_qcom_print_hw_debug_reg_all() 1305 ufshcd_rmwl(host->hba, UFS_REG_TEST_BUS_EN, in ufs_qcom_enable_test_bus() 1307 ufshcd_rmwl(host->hba, TEST_BUS_EN, TEST_BUS_EN, REG_UFS_CFG1); in ufs_qcom_enable_test_bus() 1309 ufshcd_rmwl(host->hba, UFS_REG_TEST_BUS_EN, 0, REG_UFS_CFG1); in ufs_qcom_enable_test_bus() 1310 ufshcd_rmwl(host->hba, TEST_BUS_EN, 0, REG_UFS_CFG1); in ufs_qcom_enable_test_bus() 1402 ufshcd_rmwl(host->hba, TEST_BUS_SEL, in ufs_qcom_testbus_config() 1405 ufshcd_rmwl(host->hba, mask, in ufs_qcom_testbus_config()
|
H A D | ufshcd.h | 871 * ufshcd_rmwl - read modify write into a register 877 static inline void ufshcd_rmwl(struct ufs_hba *hba, u32 mask, u32 val, u32 reg) in ufshcd_rmwl() function
|
/kernel/linux/linux-6.6/drivers/ufs/host/ |
H A D | ufs-qcom.h | 148 ufshcd_rmwl(hba, UFS_PHY_SOFT_RESET, FIELD_PREP(UFS_PHY_SOFT_RESET, UFS_PHY_RESET_ENABLE), in ufs_qcom_assert_reset() 160 ufshcd_rmwl(hba, UFS_PHY_SOFT_RESET, FIELD_PREP(UFS_PHY_SOFT_RESET, UFS_PHY_RESET_DISABLE), in ufs_qcom_deassert_reset()
|
H A D | ufs-qcom.c | 364 ufshcd_rmwl(host->hba, QUNIPRO_SEL, in ufs_qcom_select_unipro_mode() 369 ufshcd_rmwl(host->hba, QUNIPRO_G4_SEL, 0, REG_UFS_CFG0); in ufs_qcom_select_unipro_mode() 1433 ufshcd_rmwl(host->hba, UFS_REG_TEST_BUS_EN, in ufs_qcom_enable_test_bus() 1435 ufshcd_rmwl(host->hba, TEST_BUS_EN, TEST_BUS_EN, REG_UFS_CFG1); in ufs_qcom_enable_test_bus() 1526 ufshcd_rmwl(host->hba, TEST_BUS_SEL, in ufs_qcom_testbus_config() 1529 ufshcd_rmwl(host->hba, mask, in ufs_qcom_testbus_config() 1569 ufshcd_rmwl(hba, UTP_DBG_RAMS_EN, 0, REG_UFS_CFG1); in ufs_qcom_dump_dbg_regs()
|
H A D | ufs-mediatek.c | 1643 ufshcd_rmwl(hba, MCQ_INTR_EN_MSK, 0, REG_UFS_MMIO_OPT_CTRL_0); in ufs_mtk_config_mcq() 1654 ufshcd_rmwl(hba, MCQ_AH8, MCQ_AH8, REG_UFS_MMIO_OPT_CTRL_0); in ufs_mtk_config_mcq() 1655 ufshcd_rmwl(hba, MCQ_INTR_EN_MSK, MCQ_MULTI_INTR_EN, REG_UFS_MMIO_OPT_CTRL_0); in ufs_mtk_config_mcq()
|
H A D | ufs-exynos.c | 217 ufshcd_rmwl(hba, MHCTRL_EN_VH_MASK, MHCTRL_EN_VH(1), MHCTRL); in exynosauto_ufs_post_hce_enable()
|
/kernel/linux/linux-6.6/include/ufs/ |
H A D | ufshcd.h | 1217 * ufshcd_rmwl - perform read/modify/write for a controller register 1223 static inline void ufshcd_rmwl(struct ufs_hba *hba, u32 mask, u32 val, u32 reg)
|
Completed in 14 milliseconds