Searched refs:uacce_mode (Results 1 - 3 of 3) sorted by relevance
| /kernel/linux/linux-6.6/drivers/crypto/hisilicon/sec2/ |
| H A D | sec_main.c | 410 * uacce_mode = 0 means sec only register to crypto,
411 * uacce_mode = 1 means sec both register to crypto and uacce.
413 static u32 uacce_mode = UACCE_MODE_NOUACCE; variable
414 module_param_cb(uacce_mode, &sec_uacce_mode_ops, &uacce_mode, 0444);
415 MODULE_PARM_DESC(uacce_mode, UACCE_MODE_DESC);
1110 qm->mode = uacce_mode; in sec_qm_init()
|
| /kernel/linux/linux-6.6/drivers/crypto/hisilicon/zip/ |
| H A D | zip_main.c | 413 * uacce_mode = 0 means zip only register to crypto,
414 * uacce_mode = 1 means zip both register to crypto and uacce.
416 static u32 uacce_mode = UACCE_MODE_NOUACCE; variable
417 module_param_cb(uacce_mode, &zip_uacce_mode_ops, &uacce_mode, 0444);
418 MODULE_PARM_DESC(uacce_mode, UACCE_MODE_DESC);
1204 qm->mode = uacce_mode; in hisi_zip_qm_init()
|
| /kernel/linux/linux-6.6/drivers/crypto/hisilicon/hpre/ |
| H A D | hpre_main.c | 407 * uacce_mode = 0 means hpre only register to crypto,
408 * uacce_mode = 1 means hpre both register to crypto and uacce.
410 static u32 uacce_mode = UACCE_MODE_NOUACCE; variable
411 module_param_cb(uacce_mode, &hpre_uacce_mode_ops, &uacce_mode, 0444);
412 MODULE_PARM_DESC(uacce_mode, UACCE_MODE_DESC);
1151 qm->mode = uacce_mode; in hpre_qm_init()
|
Completed in 12 milliseconds