Home
last modified time | relevance | path

Searched refs:tile_mode_array (Results 1 - 25 of 26) sorted by relevance

12

/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_gfx.h170 uint32_t tile_mode_array[32]; member
H A Dgfx_v6_0.c399 const u32 num_tile_mode_states = ARRAY_SIZE(adev->gfx.config.tile_mode_array); in gfx_v6_0_tiling_mode_table_init()
402 memset(adev->gfx.config.tile_mode_array, 0, sizeof(adev->gfx.config.tile_mode_array)); in gfx_v6_0_tiling_mode_table_init()
403 tilemode = adev->gfx.config.tile_mode_array; in gfx_v6_0_tiling_mode_table_init()
H A Damdgpu_amdkfd_gpuvm.c2262 config->tile_config_ptr = adev->gfx.config.tile_mode_array; in amdgpu_amdkfd_get_tile_config()
2264 ARRAY_SIZE(adev->gfx.config.tile_mode_array); in amdgpu_amdkfd_get_tile_config()
H A Dvi.c608 return adev->gfx.config.tile_mode_array[idx]; in vi_get_register_value()
H A Dcik.c1117 return adev->gfx.config.tile_mode_array[idx]; in cik_get_register_value()
H A Dgfx_v7_0.c1026 ARRAY_SIZE(adev->gfx.config.tile_mode_array); in gfx_v7_0_tiling_mode_table_init()
1032 tile = adev->gfx.config.tile_mode_array; in gfx_v7_0_tiling_mode_table_init()
H A Dsi.c1123 return adev->gfx.config.tile_mode_array[idx]; in si_get_register_value()
H A Dgfx_v8_0.c2111 const u32 num_tile_mode_states = ARRAY_SIZE(adev->gfx.config.tile_mode_array); in gfx_v8_0_tiling_mode_table_init()
2115 modearray = adev->gfx.config.tile_mode_array; in gfx_v8_0_tiling_mode_table_init()
/kernel/linux/linux-5.10/drivers/gpu/drm/radeon/
H A Dradeon_kms.c486 value = rdev->config.cik.tile_mode_array; in radeon_info_ioctl()
489 value = rdev->config.si.tile_mode_array; in radeon_info_ioctl()
H A Datombios_crtc.c1315 num_banks = (rdev->config.si.tile_mode_array[index] >> 20) & 0x3; in dce4_crtc_do_set_base()
1356 u32 pipe_config = (rdev->config.cik.tile_mode_array[10] >> 6) & 0x1f; in dce4_crtc_do_set_base()
H A Dradeon.h2161 uint32_t tile_mode_array[32]; member
2192 uint32_t tile_mode_array[32]; member
H A Dsi.c2495 u32 *tile = rdev->config.si.tile_mode_array; in si_tiling_mode_table_init()
2497 ARRAY_SIZE(rdev->config.si.tile_mode_array); in si_tiling_mode_table_init()
H A Dcik.c2331 u32 *tile = rdev->config.cik.tile_mode_array; in cik_tiling_mode_table_init()
2334 ARRAY_SIZE(rdev->config.cik.tile_mode_array); in cik_tiling_mode_table_init()
/kernel/linux/linux-6.6/drivers/gpu/drm/radeon/
H A Dradeon_kms.c500 value = rdev->config.cik.tile_mode_array; in radeon_info_ioctl()
503 value = rdev->config.si.tile_mode_array; in radeon_info_ioctl()
H A Datombios_crtc.c1305 num_banks = (rdev->config.si.tile_mode_array[index] >> 20) & 0x3; in dce4_crtc_do_set_base()
1346 u32 pipe_config = (rdev->config.cik.tile_mode_array[10] >> 6) & 0x1f; in dce4_crtc_do_set_base()
H A Dradeon.h2151 uint32_t tile_mode_array[32]; member
2182 uint32_t tile_mode_array[32]; member
H A Dsi.c2490 u32 *tile = rdev->config.si.tile_mode_array; in si_tiling_mode_table_init()
2492 ARRAY_SIZE(rdev->config.si.tile_mode_array); in si_tiling_mode_table_init()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_gfx.h217 uint32_t tile_mode_array[32]; member
H A Dgfx_v6_0.c385 const u32 num_tile_mode_states = ARRAY_SIZE(adev->gfx.config.tile_mode_array); in gfx_v6_0_tiling_mode_table_init()
388 memset(adev->gfx.config.tile_mode_array, 0, sizeof(adev->gfx.config.tile_mode_array)); in gfx_v6_0_tiling_mode_table_init()
389 tilemode = adev->gfx.config.tile_mode_array; in gfx_v6_0_tiling_mode_table_init()
H A Damdgpu_amdkfd_gpuvm.c2983 config->tile_config_ptr = adev->gfx.config.tile_mode_array; in amdgpu_amdkfd_get_tile_config()
2985 ARRAY_SIZE(adev->gfx.config.tile_mode_array); in amdgpu_amdkfd_get_tile_config()
H A Dcik.c1193 return adev->gfx.config.tile_mode_array[idx]; in cik_get_register_value()
H A Dvi.c816 return adev->gfx.config.tile_mode_array[idx]; in vi_get_register_value()
H A Dgfx_v7_0.c990 ARRAY_SIZE(adev->gfx.config.tile_mode_array); in gfx_v7_0_tiling_mode_table_init()
996 tile = adev->gfx.config.tile_mode_array; in gfx_v7_0_tiling_mode_table_init()
H A Dsi.c1233 return adev->gfx.config.tile_mode_array[idx]; in si_get_register_value()
H A Dgfx_v8_0.c2077 const u32 num_tile_mode_states = ARRAY_SIZE(adev->gfx.config.tile_mode_array); in gfx_v8_0_tiling_mode_table_init()
2081 modearray = adev->gfx.config.tile_mode_array; in gfx_v8_0_tiling_mode_table_init()

Completed in 117 milliseconds

12