| /kernel/linux/linux-5.10/arch/arm/mach-omap2/ |
| H A D | sdrc.c | 89 struct omap_sdrc_params *sp0, *sp1; in omap2_sdrc_get_params() local
94 sp0 = sdrc_init_params_cs0; in omap2_sdrc_get_params()
97 while (sp0->rate && sp0->rate != r) { in omap2_sdrc_get_params()
98 sp0++; in omap2_sdrc_get_params()
103 if (!sp0->rate) in omap2_sdrc_get_params()
106 *sdrc_cs0 = sp0; in omap2_sdrc_get_params()
|
| /kernel/linux/linux-5.10/arch/x86/include/asm/ |
| H A D | processor.h | 269 unsigned long sp0; member
275 * the same cacheline as sp0. We use ss1 to cache the value in
316 u64 sp0; member
489 unsigned long sp0; member
557 native_load_sp0(unsigned long sp0) in native_load_sp0() argument
559 this_cpu_write(cpu_tss_rw.x86_tss.sp0, sp0); in native_load_sp0()
572 * We can't read directly from tss.sp0: sp0 on x86_32 is special in in current_top_of_stack()
573 * and around vm86 mode and sp0 o in current_top_of_stack()
590 load_sp0(unsigned long sp0) load_sp0() argument
[all...] |
| H A D | switch_to.h | 67 /* sp0 always points to the entry trampoline stack, which is constant: */ in update_task_stack()
70 load_sp0(task->thread.sp0); in update_task_stack()
72 this_cpu_write(cpu_tss_rw.x86_tss.sp1, task->thread.sp0); in update_task_stack()
|
| H A D | paravirt.h | 88 static inline void load_sp0(unsigned long sp0) in load_sp0() argument
90 PVOP_VCALL1(cpu.load_sp0, sp0); in load_sp0()
|
| H A D | paravirt_types.h | 134 void (*load_sp0)(unsigned long sp0);
|
| /kernel/linux/linux-6.6/arch/x86/include/asm/ |
| H A D | processor.h | 225 unsigned long sp0; member
231 * the same cacheline as sp0. We use ss1 to cache the value in
272 u64 sp0; member
418 unsigned long sp0; member
502 native_load_sp0(unsigned long sp0) in native_load_sp0() argument
504 this_cpu_write(cpu_tss_rw.x86_tss.sp0, sp0); in native_load_sp0()
517 * We can't read directly from tss.sp0: sp0 on x86_32 is special in in current_top_of_stack()
518 * and around vm86 mode and sp0 o in current_top_of_stack()
534 load_sp0(unsigned long sp0) load_sp0() argument
[all...] |
| H A D | switch_to.h | 69 /* sp0 always points to the entry trampoline stack, which is constant: */ in update_task_stack()
71 this_cpu_write(cpu_tss_rw.x86_tss.sp1, task->thread.sp0); in update_task_stack()
|
| H A D | paravirt.h | 107 static inline void load_sp0(unsigned long sp0) in load_sp0() argument
109 PVOP_VCALL1(cpu.load_sp0, sp0); in load_sp0()
|
| H A D | paravirt_types.h | 90 void (*load_sp0)(unsigned long sp0);
|
| /kernel/linux/linux-5.10/arch/x86/kvm/ |
| H A D | tss.h | 37 u16 sp0; member
|
| /kernel/linux/linux-6.6/arch/x86/kvm/ |
| H A D | tss.h | 37 u16 sp0; member
|
| /kernel/linux/linux-5.10/arch/x86/kernel/ |
| H A D | asm-offsets.c | 101 OFFSET(TSS_sp0, tss_struct, x86_tss.sp0); in common()
|
| H A D | vm86_32.c | 142 tsk->thread.sp0 = vm86->saved_sp0; in save_v86_state()
358 vm86->saved_sp0 = tsk->thread.sp0; in do_sys_vm86()
363 tsk->thread.sp0 += 16; in do_sys_vm86()
|
| H A D | traps.c | 360 * advantage of the fact that we're not using the normal (TSS.sp0) in DEFINE_IDTENTRY_DF()
361 * stack right now. We can write a fake #GP(0) frame at TSS.sp0 in DEFINE_IDTENTRY_DF()
375 struct pt_regs *gpregs = (struct pt_regs *)this_cpu_read(cpu_tss_rw.x86_tss.sp0) - 1; in DEFINE_IDTENTRY_DF()
774 (struct bad_iret_stack *)__this_cpu_read(cpu_tss_rw.x86_tss.sp0) - 1; in fixup_bad_iret()
|
| H A D | process.c | 59 * .sp0 is only used when entering ring 0 from a lower
64 .sp0 = (1UL << (BITS_PER_LONG-1)) + 1,
154 p->thread.sp0 = (unsigned long) (childregs + 1); in copy_thread()
|
| /kernel/linux/linux-6.6/arch/x86/kernel/ |
| H A D | asm-offsets.c | 114 OFFSET(TSS_sp0, tss_struct, x86_tss.sp0); in common()
|
| H A D | vm86_32.c | 145 tsk->thread.sp0 = vm86->saved_sp0; in save_v86_state()
327 vm86->saved_sp0 = tsk->thread.sp0; in do_sys_vm86()
332 tsk->thread.sp0 += 16; in do_sys_vm86()
|
| H A D | process.c | 68 * .sp0 is only used when entering ring 0 from a lower
73 .sp0 = (1UL << (BITS_PER_LONG-1)) + 1,
194 p->thread.sp0 = (unsigned long) (childregs + 1); in copy_thread()
|
| H A D | traps.c | 366 * advantage of the fact that we're not using the normal (TSS.sp0) in DEFINE_IDTENTRY_DF()
367 * stack right now. We can write a fake #GP(0) frame at TSS.sp0 in DEFINE_IDTENTRY_DF()
381 struct pt_regs *gpregs = (struct pt_regs *)this_cpu_read(cpu_tss_rw.x86_tss.sp0) - 1; in DEFINE_IDTENTRY_DF()
836 new_stack = (struct pt_regs *)__this_cpu_read(cpu_tss_rw.x86_tss.sp0) - 1; in fixup_bad_iret()
|
| /kernel/linux/linux-5.10/arch/x86/xen/ |
| H A D | enlighten_pv.c | 843 static void xen_load_sp0(unsigned long sp0) in xen_load_sp0() argument
848 MULTI_stack_switch(mcs.mc, __KERNEL_DS, sp0); in xen_load_sp0()
850 this_cpu_write(cpu_tss_rw.x86_tss.sp0, sp0); in xen_load_sp0()
|
| /kernel/linux/linux-6.6/arch/x86/xen/ |
| H A D | enlighten_pv.c | 932 static void xen_load_sp0(unsigned long sp0) in xen_load_sp0() argument
937 MULTI_stack_switch(mcs.mc, __KERNEL_DS, sp0); in xen_load_sp0()
939 this_cpu_write(cpu_tss_rw.x86_tss.sp0, sp0); in xen_load_sp0()
|