| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/ |
| H A D | amdgpu_amdkfd_arcturus.c | 141 m->sdmax_rlcx_rb_cntl & (~SDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK)); in kgd_hqd_sdma_load()
188 data = REG_SET_FIELD(m->sdmax_rlcx_rb_cntl, SDMA0_RLC0_RB_CNTL, in kgd_hqd_sdma_load()
|
| H A D | amdgpu_amdkfd_gfx_v10.c | 406 m->sdmax_rlcx_rb_cntl & (~SDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK)); in kgd_hqd_sdma_load()
453 data = REG_SET_FIELD(m->sdmax_rlcx_rb_cntl, SDMA0_RLC0_RB_CNTL, in kgd_hqd_sdma_load()
|
| H A D | amdgpu_amdkfd_gfx_v8.c | 291 m->sdmax_rlcx_rb_cntl & (~SDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK)); in kgd_hqd_sdma_load()
327 data = REG_SET_FIELD(m->sdmax_rlcx_rb_cntl, SDMA0_RLC0_RB_CNTL, in kgd_hqd_sdma_load()
|
| H A D | amdgpu_amdkfd_gfx_v9.c | 415 m->sdmax_rlcx_rb_cntl & (~SDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK)); in kgd_hqd_sdma_load()
462 data = REG_SET_FIELD(m->sdmax_rlcx_rb_cntl, SDMA0_RLC0_RB_CNTL, in kgd_hqd_sdma_load()
|
| H A D | amdgpu_amdkfd_gfx_v10_3.c | 391 m->sdmax_rlcx_rb_cntl & (~SDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK)); in hqd_sdma_load_v10_3()
438 data = REG_SET_FIELD(m->sdmax_rlcx_rb_cntl, SDMA0_RLC0_RB_CNTL, in hqd_sdma_load_v10_3()
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/amdgpu/ |
| H A D | amdgpu_amdkfd_arcturus.c | 139 m->sdmax_rlcx_rb_cntl & (~SDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK)); in kgd_arcturus_hqd_sdma_load()
186 data = REG_SET_FIELD(m->sdmax_rlcx_rb_cntl, SDMA0_RLC0_RB_CNTL, in kgd_arcturus_hqd_sdma_load()
|
| H A D | amdgpu_amdkfd_gfx_v8.c | 274 m->sdmax_rlcx_rb_cntl & (~SDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK)); in kgd_hqd_sdma_load()
310 data = REG_SET_FIELD(m->sdmax_rlcx_rb_cntl, SDMA0_RLC0_RB_CNTL, in kgd_hqd_sdma_load()
|
| H A D | amdgpu_amdkfd_gc_9_4_3.c | 74 m->sdmax_rlcx_rb_cntl & (~SDMA_RLC0_RB_CNTL__RB_ENABLE_MASK)); in kgd_gfx_v9_4_3_hqd_sdma_load()
121 data = REG_SET_FIELD(m->sdmax_rlcx_rb_cntl, SDMA_RLC0_RB_CNTL, in kgd_gfx_v9_4_3_hqd_sdma_load()
|
| H A D | amdgpu_amdkfd_gfx_v10_3.c | 374 m->sdmax_rlcx_rb_cntl & (~SDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK)); in hqd_sdma_load_v10_3()
421 data = REG_SET_FIELD(m->sdmax_rlcx_rb_cntl, SDMA0_RLC0_RB_CNTL, in hqd_sdma_load_v10_3()
|
| H A D | amdgpu_amdkfd_gfx_v10.c | 388 m->sdmax_rlcx_rb_cntl & (~SDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK)); in kgd_hqd_sdma_load()
435 data = REG_SET_FIELD(m->sdmax_rlcx_rb_cntl, SDMA0_RLC0_RB_CNTL, in kgd_hqd_sdma_load()
|
| H A D | amdgpu_amdkfd_gfx_v11.c | 359 m->sdmax_rlcx_rb_cntl & (~SDMA0_QUEUE0_RB_CNTL__RB_ENABLE_MASK)); in hqd_sdma_load_v11()
406 data = REG_SET_FIELD(m->sdmax_rlcx_rb_cntl, SDMA0_QUEUE0_RB_CNTL, in hqd_sdma_load_v11()
|
| H A D | amdgpu_amdkfd_gfx_v9.c | 401 m->sdmax_rlcx_rb_cntl & (~SDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK)); in kgd_hqd_sdma_load()
448 data = REG_SET_FIELD(m->sdmax_rlcx_rb_cntl, SDMA0_RLC0_RB_CNTL, in kgd_hqd_sdma_load()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/ |
| H A D | vi_structs.h | 28 uint32_t sdmax_rlcx_rb_cntl; member
|
| H A D | v9_structs.h | 28 uint32_t sdmax_rlcx_rb_cntl; member
|
| H A D | v10_structs.h | 544 uint32_t sdmax_rlcx_rb_cntl; member
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdkfd/ |
| H A D | kfd_mqd_manager_v9.c | 383 m->sdmax_rlcx_rb_cntl = order_base_2(q->queue_size / 4) in update_mqd_sdma()
|
| H A D | kfd_mqd_manager_vi.c | 350 m->sdmax_rlcx_rb_cntl = order_base_2(q->queue_size / 4) in update_mqd_sdma()
|
| H A D | kfd_mqd_manager_v10.c | 327 m->sdmax_rlcx_rb_cntl = (ffs(q->queue_size / sizeof(unsigned int)) - 1) in update_mqd_sdma()
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/amdkfd/ |
| H A D | kfd_mqd_manager_v11.c | 427 m->sdmax_rlcx_rb_cntl = (ffs(q->queue_size / sizeof(unsigned int)) - 1) in update_mqd_sdma()
|
| H A D | kfd_mqd_manager_vi.c | 364 m->sdmax_rlcx_rb_cntl = order_base_2(q->queue_size / 4) in update_mqd_sdma()
|
| H A D | kfd_mqd_manager_v10.c | 368 m->sdmax_rlcx_rb_cntl = (ffs(q->queue_size / sizeof(unsigned int)) - 1) in update_mqd_sdma()
|
| H A D | kfd_mqd_manager_v9.c | 463 m->sdmax_rlcx_rb_cntl = order_base_2(q->queue_size / 4) in update_mqd_sdma()
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/ |
| H A D | vi_structs.h | 28 uint32_t sdmax_rlcx_rb_cntl; member
|
| H A D | v9_structs.h | 28 uint32_t sdmax_rlcx_rb_cntl; member
|
| H A D | v11_structs.h | 543 uint32_t sdmax_rlcx_rb_cntl; // offset: 0 (0x0) member
|