Home
Sort by
last modified time
|
relevance
|
path
Repository(s)
applications
arkcompiler
base
build
commonlibrary
developtools
device
docs
domains
drivers
foundation
ide
interface
kernel
napi_generator
productdefine
test
third_party
vendor
select all
invert selection
clear
Full Search
Search through all text tokens(words,strings,identifiers,numbers) in index.
Definition
Only finds symbol definitions(where e.g a variable(function,...) is defined).
Symbol
Only finds symbol(e.g. methods classes,function,variables).
File Path
Path of the source file(use "/").If you want just exact path,enclose it in "".Source files end with: .jar/.bz2/.a/.h/.java...
History
History log comments.
Type
Any
Bzip(2)
C
Clojure
C#
C++
ELF
Erlang
Image file
Fortran
Golang
GZIP
Haskell
Jar
Java
Java class
JavaScript
Lisp
Lua
Pascal
Perl
PHP
Plain Text
PL/SQL
Python
Rust
Scala
Shell script
SQL
Tar
Tcl
Troff
UUEncoded
Visual Basic
XML
Zip
Type of analyzer used to filter file types include with selected(e.g. just C sources).
Help
Searched
refs:rb_config
(Results
1 - 14
of
14
) sorted by relevance
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/
H
A
D
vi.c
548
return adev->gfx.config.
rb_config
[se_idx][sh_idx].rb_backend_disable;
in vi_get_register_value()
550
return adev->gfx.config.
rb_config
[se_idx][sh_idx].user_rb_backend_disable;
in vi_get_register_value()
552
return adev->gfx.config.
rb_config
[se_idx][sh_idx].raster_config;
in vi_get_register_value()
554
return adev->gfx.config.
rb_config
[se_idx][sh_idx].raster_config_1;
in vi_get_register_value()
H
A
D
amdgpu_gfx.h
174
struct amdgpu_rb_config
rb_config
[AMDGPU_GFX_MAX_SE][AMDGPU_GFX_MAX_SH_PER_SE];
member
H
A
D
cik.c
1057
return adev->gfx.config.
rb_config
[se_idx][sh_idx].rb_backend_disable;
in cik_get_register_value()
1059
return adev->gfx.config.
rb_config
[se_idx][sh_idx].user_rb_backend_disable;
in cik_get_register_value()
1061
return adev->gfx.config.
rb_config
[se_idx][sh_idx].raster_config;
in cik_get_register_value()
1063
return adev->gfx.config.
rb_config
[se_idx][sh_idx].raster_config_1;
in cik_get_register_value()
H
A
D
gfx_v7_0.c
1830
adev->gfx.config.
rb_config
[i][j].rb_backend_disable =
in gfx_v7_0_setup_rb()
1832
adev->gfx.config.
rb_config
[i][j].user_rb_backend_disable =
in gfx_v7_0_setup_rb()
1834
adev->gfx.config.
rb_config
[i][j].raster_config =
in gfx_v7_0_setup_rb()
1836
adev->gfx.config.
rb_config
[i][j].raster_config_1 =
in gfx_v7_0_setup_rb()
2567
amdgpu_ring_write(ring, adev->gfx.config.
rb_config
[0][0].raster_config);
in gfx_v7_0_cp_gfx_start()
2568
amdgpu_ring_write(ring, adev->gfx.config.
rb_config
[0][0].raster_config_1);
in gfx_v7_0_cp_gfx_start()
H
A
D
si.c
1065
return adev->gfx.config.
rb_config
[se_idx][sh_idx].rb_backend_disable;
in si_get_register_value()
1067
return adev->gfx.config.
rb_config
[se_idx][sh_idx].user_rb_backend_disable;
in si_get_register_value()
1069
return adev->gfx.config.
rb_config
[se_idx][sh_idx].raster_config;
in si_get_register_value()
H
A
D
gfx_v6_0.c
1505
adev->gfx.config.
rb_config
[i][j].rb_backend_disable =
in gfx_v6_0_setup_rb()
1507
adev->gfx.config.
rb_config
[i][j].user_rb_backend_disable =
in gfx_v6_0_setup_rb()
1509
adev->gfx.config.
rb_config
[i][j].raster_config =
in gfx_v6_0_setup_rb()
2907
buffer[count++] = cpu_to_le32(adev->gfx.config.
rb_config
[0][0].raster_config);
in gfx_v6_0_get_csb_buffer()
H
A
D
gfx_v8_0.c
1280
buffer[count++] = cpu_to_le32(adev->gfx.config.
rb_config
[0][0].raster_config);
in gfx_v8_0_get_csb_buffer()
1281
buffer[count++] = cpu_to_le32(adev->gfx.config.
rb_config
[0][0].raster_config_1);
in gfx_v8_0_get_csb_buffer()
3668
adev->gfx.config.
rb_config
[i][j].rb_backend_disable =
in gfx_v8_0_setup_rb()
3670
adev->gfx.config.
rb_config
[i][j].user_rb_backend_disable =
in gfx_v8_0_setup_rb()
3672
adev->gfx.config.
rb_config
[i][j].raster_config =
in gfx_v8_0_setup_rb()
3674
adev->gfx.config.
rb_config
[i][j].raster_config_1 =
in gfx_v8_0_setup_rb()
4217
amdgpu_ring_write(ring, adev->gfx.config.
rb_config
[0][0].raster_config);
in gfx_v8_0_cp_gfx_start()
4218
amdgpu_ring_write(ring, adev->gfx.config.
rb_config
[0][0].raster_config_1);
in gfx_v8_0_cp_gfx_start()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/amdgpu/
H
A
D
cik.c
1133
return adev->gfx.config.
rb_config
[se_idx][sh_idx].rb_backend_disable;
in cik_get_register_value()
1135
return adev->gfx.config.
rb_config
[se_idx][sh_idx].user_rb_backend_disable;
in cik_get_register_value()
1137
return adev->gfx.config.
rb_config
[se_idx][sh_idx].raster_config;
in cik_get_register_value()
1139
return adev->gfx.config.
rb_config
[se_idx][sh_idx].raster_config_1;
in cik_get_register_value()
H
A
D
vi.c
756
return adev->gfx.config.
rb_config
[se_idx][sh_idx].rb_backend_disable;
in vi_get_register_value()
758
return adev->gfx.config.
rb_config
[se_idx][sh_idx].user_rb_backend_disable;
in vi_get_register_value()
760
return adev->gfx.config.
rb_config
[se_idx][sh_idx].raster_config;
in vi_get_register_value()
762
return adev->gfx.config.
rb_config
[se_idx][sh_idx].raster_config_1;
in vi_get_register_value()
H
A
D
amdgpu_gfx.h
221
struct amdgpu_rb_config
rb_config
[AMDGPU_GFX_MAX_SE][AMDGPU_GFX_MAX_SH_PER_SE];
member
H
A
D
gfx_v7_0.c
1793
adev->gfx.config.
rb_config
[i][j].rb_backend_disable =
in gfx_v7_0_setup_rb()
1795
adev->gfx.config.
rb_config
[i][j].user_rb_backend_disable =
in gfx_v7_0_setup_rb()
1797
adev->gfx.config.
rb_config
[i][j].raster_config =
in gfx_v7_0_setup_rb()
1799
adev->gfx.config.
rb_config
[i][j].raster_config_1 =
in gfx_v7_0_setup_rb()
2499
amdgpu_ring_write(ring, adev->gfx.config.
rb_config
[0][0].raster_config);
in gfx_v7_0_cp_gfx_start()
2500
amdgpu_ring_write(ring, adev->gfx.config.
rb_config
[0][0].raster_config_1);
in gfx_v7_0_cp_gfx_start()
H
A
D
si.c
1175
return adev->gfx.config.
rb_config
[se_idx][sh_idx].rb_backend_disable;
in si_get_register_value()
1177
return adev->gfx.config.
rb_config
[se_idx][sh_idx].user_rb_backend_disable;
in si_get_register_value()
1179
return adev->gfx.config.
rb_config
[se_idx][sh_idx].raster_config;
in si_get_register_value()
H
A
D
gfx_v6_0.c
1491
adev->gfx.config.
rb_config
[i][j].rb_backend_disable =
in gfx_v6_0_setup_rb()
1493
adev->gfx.config.
rb_config
[i][j].user_rb_backend_disable =
in gfx_v6_0_setup_rb()
1495
adev->gfx.config.
rb_config
[i][j].raster_config =
in gfx_v6_0_setup_rb()
2871
buffer[count++] = cpu_to_le32(adev->gfx.config.
rb_config
[0][0].raster_config);
in gfx_v6_0_get_csb_buffer()
H
A
D
gfx_v8_0.c
1247
buffer[count++] = cpu_to_le32(adev->gfx.config.
rb_config
[0][0].raster_config);
in gfx_v8_0_get_csb_buffer()
1248
buffer[count++] = cpu_to_le32(adev->gfx.config.
rb_config
[0][0].raster_config_1);
in gfx_v8_0_get_csb_buffer()
3635
adev->gfx.config.
rb_config
[i][j].rb_backend_disable =
in gfx_v8_0_setup_rb()
3637
adev->gfx.config.
rb_config
[i][j].user_rb_backend_disable =
in gfx_v8_0_setup_rb()
3639
adev->gfx.config.
rb_config
[i][j].raster_config =
in gfx_v8_0_setup_rb()
3641
adev->gfx.config.
rb_config
[i][j].raster_config_1 =
in gfx_v8_0_setup_rb()
4184
amdgpu_ring_write(ring, adev->gfx.config.
rb_config
[0][0].raster_config);
in gfx_v8_0_cp_gfx_start()
4185
amdgpu_ring_write(ring, adev->gfx.config.
rb_config
[0][0].raster_config_1);
in gfx_v8_0_cp_gfx_start()
Completed in 51 milliseconds