Home
last modified time | relevance | path

Searched refs:pllclk (Results 1 - 5 of 5) sorted by relevance

/kernel/linux/linux-5.10/arch/mips/pic32/pic32mzda/
H A Dearly_clk.c31 u32 pllclk; in pic32_get_sysclk() local
54 pllclk = plliclk ? FRC_CLK : PIC32_POSC_FREQ; in pic32_get_sysclk()
72 osc_freq = ((pllclk / pllidiv) * pllmult) / pllodiv; in pic32_get_sysclk()
/kernel/linux/linux-6.6/arch/mips/pic32/pic32mzda/
H A Dearly_clk.c31 u32 pllclk; in pic32_get_sysclk() local
54 pllclk = plliclk ? FRC_CLK : PIC32_POSC_FREQ; in pic32_get_sysclk()
72 osc_freq = ((pllclk / pllidiv) * pllmult) / pllodiv; in pic32_get_sysclk()
/kernel/linux/linux-6.6/drivers/clk/starfive/
H A Dclk-starfive-jh7110-sys.c393 struct clk *pllclk; in jh7110_syscrg_probe() local
408 pllclk = clk_get(priv->dev, "pll0_out"); in jh7110_syscrg_probe()
409 if (IS_ERR(pllclk)) { in jh7110_syscrg_probe()
416 clk_put(pllclk); in jh7110_syscrg_probe()
420 pllclk = clk_get(priv->dev, "pll1_out"); in jh7110_syscrg_probe()
421 if (IS_ERR(pllclk)) { in jh7110_syscrg_probe()
428 clk_put(pllclk); in jh7110_syscrg_probe()
432 pllclk = clk_get(priv->dev, "pll2_out"); in jh7110_syscrg_probe()
433 if (IS_ERR(pllclk)) { in jh7110_syscrg_probe()
440 clk_put(pllclk); in jh7110_syscrg_probe()
[all...]
/kernel/linux/linux-5.10/drivers/clk/
H A Dclk-xgene.c60 struct xgene_clk_pll *pllclk = to_xgene_clk_pll(hw); in xgene_clk_pll_is_enabled() local
63 data = xgene_clk_read(pllclk->reg + pllclk->pll_offset); in xgene_clk_pll_is_enabled()
73 struct xgene_clk_pll *pllclk = to_xgene_clk_pll(hw); in xgene_clk_pll_recalc_rate() local
81 pll = xgene_clk_read(pllclk->reg + pllclk->pll_offset); in xgene_clk_pll_recalc_rate()
83 if (pllclk->version <= 1) { in xgene_clk_pll_recalc_rate()
84 if (pllclk->type == PLL_TYPE_PCP) { in xgene_clk_pll_recalc_rate()
113 pllclk->version); in xgene_clk_pll_recalc_rate()
/kernel/linux/linux-6.6/drivers/clk/
H A Dclk-xgene.c60 struct xgene_clk_pll *pllclk = to_xgene_clk_pll(hw); in xgene_clk_pll_is_enabled() local
63 data = xgene_clk_read(pllclk->reg + pllclk->pll_offset); in xgene_clk_pll_is_enabled()
73 struct xgene_clk_pll *pllclk = to_xgene_clk_pll(hw); in xgene_clk_pll_recalc_rate() local
81 pll = xgene_clk_read(pllclk->reg + pllclk->pll_offset); in xgene_clk_pll_recalc_rate()
83 if (pllclk->version <= 1) { in xgene_clk_pll_recalc_rate()
84 if (pllclk->type == PLL_TYPE_PCP) { in xgene_clk_pll_recalc_rate()
113 pllclk->version); in xgene_clk_pll_recalc_rate()

Completed in 5 milliseconds