Home
last modified time | relevance | path

Searched refs:pebs_enabled (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-5.10/arch/x86/events/intel/
H A Dds.c1087 if (!(cpuc->pebs_enabled & ~PEBS_VIA_PT_MASK)) in intel_pmu_pebs_via_pt_disable()
1088 cpuc->pebs_enabled &= ~PEBS_VIA_PT_MASK; in intel_pmu_pebs_via_pt_disable()
1101 cpuc->pebs_enabled |= PEBS_PMI_AFTER_EACH_RECORD; in intel_pmu_pebs_via_pt_enable()
1103 cpuc->pebs_enabled |= PEBS_OUTPUT_PT; in intel_pmu_pebs_via_pt_enable()
1116 cpuc->pebs_enabled |= 1ULL << hwc->idx; in intel_pmu_pebs_enable()
1119 cpuc->pebs_enabled |= 1ULL << (hwc->idx + 32); in intel_pmu_pebs_enable()
1121 cpuc->pebs_enabled |= 1ULL << 63; in intel_pmu_pebs_enable()
1173 cpuc->pebs_enabled &= ~(1ULL << hwc->idx); in intel_pmu_pebs_disable()
1177 cpuc->pebs_enabled &= ~(1ULL << (hwc->idx + 32)); in intel_pmu_pebs_disable()
1179 cpuc->pebs_enabled in intel_pmu_pebs_disable()
[all...]
H A Dcore.c2625 status &= ~cpuc->pebs_enabled; in handle_pmi_common()
2627 status &= ~(cpuc->pebs_enabled & PEBS_COUNTER_MASK); in handle_pmi_common()
2633 u64 pebs_enabled = cpuc->pebs_enabled; in handle_pmi_common() local
2641 * Although cpuc->pebs_enabled is updated accordingly, the in handle_pmi_common()
2644 * Update the MSR if pebs_enabled is changed. in handle_pmi_common()
2646 if (pebs_enabled != cpuc->pebs_enabled) in handle_pmi_common()
2647 wrmsrl(MSR_IA32_PEBS_ENABLE, cpuc->pebs_enabled); in handle_pmi_common()
3711 arr[0].guest &= ~cpuc->pebs_enabled; in intel_guest_get_msrs()
[all...]
/kernel/linux/linux-6.6/arch/x86/events/intel/
H A Dds.c1293 if (!(cpuc->pebs_enabled & ~PEBS_VIA_PT_MASK)) in intel_pmu_pebs_via_pt_disable()
1294 cpuc->pebs_enabled &= ~PEBS_VIA_PT_MASK; in intel_pmu_pebs_via_pt_disable()
1310 cpuc->pebs_enabled |= PEBS_PMI_AFTER_EACH_RECORD; in intel_pmu_pebs_via_pt_enable()
1312 cpuc->pebs_enabled |= PEBS_OUTPUT_PT; in intel_pmu_pebs_via_pt_enable()
1342 cpuc->pebs_enabled |= 1ULL << hwc->idx; in intel_pmu_pebs_enable()
1345 cpuc->pebs_enabled |= 1ULL << (hwc->idx + 32); in intel_pmu_pebs_enable()
1347 cpuc->pebs_enabled |= 1ULL << 63; in intel_pmu_pebs_enable()
1411 cpuc->pebs_enabled &= ~(1ULL << hwc->idx); in intel_pmu_pebs_disable()
1415 cpuc->pebs_enabled &= ~(1ULL << (hwc->idx + 32)); in intel_pmu_pebs_disable()
1417 cpuc->pebs_enabled in intel_pmu_pebs_disable()
[all...]
H A Dcore.c2934 u64 guest_pebs_idxs = cpuc->pebs_enabled & ~cpuc->intel_ctrl_host_mask; in x86_pmu_handle_guest_pebs()
2999 status &= ~(cpuc->pebs_enabled & x86_pmu.pebs_capable); in handle_pmi_common()
3005 u64 pebs_enabled = cpuc->pebs_enabled; in handle_pmi_common() local
3014 * Although cpuc->pebs_enabled is updated accordingly, the in handle_pmi_common()
3017 * Update the MSR if pebs_enabled is changed. in handle_pmi_common()
3019 if (pebs_enabled != cpuc->pebs_enabled) in handle_pmi_common()
3020 wrmsrl(MSR_IA32_PEBS_ENABLE, cpuc->pebs_enabled); in handle_pmi_common()
4062 u64 pebs_mask = cpuc->pebs_enabled in intel_guest_get_msrs()
[all...]
/kernel/linux/linux-5.10/arch/x86/events/
H A Dperf_event.h257 u64 pebs_enabled; member
/kernel/linux/linux-6.6/arch/x86/events/
H A Dperf_event.h264 u64 pebs_enabled; member

Completed in 20 milliseconds