Home
last modified time | relevance | path

Searched refs:pdcptr (Results 1 - 2 of 2) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/msm/adreno/
H A Da6xx_gmu.c510 void __iomem *pdcptr = a6xx_gmu_get_mmio(pdev, "gmu_pdc"); in a6xx_gmu_rpmh_init() local
514 if (!pdcptr || !seqptr) in a6xx_gmu_rpmh_init()
563 pdc_write(pdcptr, REG_A6XX_PDC_GPU_TCS1_CMD_ENABLE_BANK, 7); in a6xx_gmu_rpmh_init()
564 pdc_write(pdcptr, REG_A6XX_PDC_GPU_TCS1_CMD_WAIT_FOR_CMPL_BANK, 0); in a6xx_gmu_rpmh_init()
565 pdc_write(pdcptr, REG_A6XX_PDC_GPU_TCS1_CONTROL, 0); in a6xx_gmu_rpmh_init()
566 pdc_write(pdcptr, REG_A6XX_PDC_GPU_TCS1_CMD0_MSGID, 0x10108); in a6xx_gmu_rpmh_init()
567 pdc_write(pdcptr, REG_A6XX_PDC_GPU_TCS1_CMD0_ADDR, 0x30010); in a6xx_gmu_rpmh_init()
568 pdc_write(pdcptr, REG_A6XX_PDC_GPU_TCS1_CMD0_DATA, 1); in a6xx_gmu_rpmh_init()
569 pdc_write(pdcptr, REG_A6XX_PDC_GPU_TCS1_CMD0_MSGID + 4, 0x10108); in a6xx_gmu_rpmh_init()
570 pdc_write(pdcptr, REG_A6XX_PDC_GPU_TCS1_CMD0_ADD in a6xx_gmu_rpmh_init()
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/msm/adreno/
H A Da6xx_gmu.c515 void __iomem *pdcptr = a6xx_gmu_get_mmio(pdev, "gmu_pdc"); in a6xx_gmu_rpmh_init() local
520 if (IS_ERR(pdcptr)) in a6xx_gmu_rpmh_init()
580 pdc_write(pdcptr, REG_A6XX_PDC_GPU_TCS1_CMD_ENABLE_BANK, 7); in a6xx_gmu_rpmh_init()
581 pdc_write(pdcptr, REG_A6XX_PDC_GPU_TCS1_CMD_WAIT_FOR_CMPL_BANK, 0); in a6xx_gmu_rpmh_init()
582 pdc_write(pdcptr, REG_A6XX_PDC_GPU_TCS1_CONTROL, 0); in a6xx_gmu_rpmh_init()
583 pdc_write(pdcptr, REG_A6XX_PDC_GPU_TCS1_CMD0_MSGID, 0x10108); in a6xx_gmu_rpmh_init()
584 pdc_write(pdcptr, REG_A6XX_PDC_GPU_TCS1_CMD0_ADDR, 0x30010); in a6xx_gmu_rpmh_init()
585 pdc_write(pdcptr, REG_A6XX_PDC_GPU_TCS1_CMD0_DATA, 1); in a6xx_gmu_rpmh_init()
586 pdc_write(pdcptr, REG_A6XX_PDC_GPU_TCS1_CMD0_MSGID + 4, 0x10108); in a6xx_gmu_rpmh_init()
587 pdc_write(pdcptr, REG_A6XX_PDC_GPU_TCS1_CMD0_ADD in a6xx_gmu_rpmh_init()
[all...]

Completed in 3 milliseconds