| /kernel/linux/linux-5.10/drivers/net/ethernet/mellanox/mlxsw/ |
| H A D | pci.c | 171 static bool mlxsw_pci_elem_hw_owned(struct mlxsw_pci_queue *q, bool owner_bit) in mlxsw_pci_elem_hw_owned() argument
173 return owner_bit != !!(q->consumer_counter & q->count); in mlxsw_pci_elem_hw_owned()
614 bool owner_bit; in mlxsw_pci_cq_sw_cqe_get() local
618 owner_bit = mlxsw_pci_cqe_owner_get(q->u.cq.v, elem); in mlxsw_pci_cq_sw_cqe_get()
619 if (mlxsw_pci_elem_hw_owned(q, owner_bit)) in mlxsw_pci_cq_sw_cqe_get()
727 bool owner_bit; in mlxsw_pci_eq_sw_eqe_get() local
731 owner_bit = mlxsw_pci_eqe_owner_get(elem); in mlxsw_pci_eq_sw_eqe_get()
732 if (mlxsw_pci_elem_hw_owned(q, owner_bit)) in mlxsw_pci_eq_sw_eqe_get()
|
| /kernel/linux/linux-6.6/drivers/net/ethernet/mellanox/mlxsw/ |
| H A D | pci.c | 173 static bool mlxsw_pci_elem_hw_owned(struct mlxsw_pci_queue *q, bool owner_bit) in mlxsw_pci_elem_hw_owned() argument
175 return owner_bit != !!(q->consumer_counter & q->count); in mlxsw_pci_elem_hw_owned()
699 bool owner_bit; in mlxsw_pci_cq_sw_cqe_get() local
703 owner_bit = mlxsw_pci_cqe_owner_get(q->u.cq.v, elem); in mlxsw_pci_cq_sw_cqe_get()
704 if (mlxsw_pci_elem_hw_owned(q, owner_bit)) in mlxsw_pci_cq_sw_cqe_get()
812 bool owner_bit; in mlxsw_pci_eq_sw_eqe_get() local
816 owner_bit = mlxsw_pci_eqe_owner_get(elem); in mlxsw_pci_eq_sw_eqe_get()
817 if (mlxsw_pci_elem_hw_owned(q, owner_bit)) in mlxsw_pci_eq_sw_eqe_get()
|
| /kernel/linux/linux-5.10/drivers/infiniband/hw/mlx4/ |
| H A D | cq.c | 920 u8 owner_bit; in __mlx4_ib_cq_clean() local
950 owner_bit = dest->owner_sr_opcode & MLX4_CQE_OWNER_MASK; in __mlx4_ib_cq_clean()
952 dest->owner_sr_opcode = owner_bit | in __mlx4_ib_cq_clean()
|
| /kernel/linux/linux-6.6/drivers/infiniband/hw/mlx4/ |
| H A D | cq.c | 920 u8 owner_bit; in __mlx4_ib_cq_clean() local
950 owner_bit = dest->owner_sr_opcode & MLX4_CQE_OWNER_MASK; in __mlx4_ib_cq_clean()
952 dest->owner_sr_opcode = owner_bit | in __mlx4_ib_cq_clean()
|
| /kernel/linux/linux-5.10/drivers/infiniband/hw/mlx5/ |
| H A D | cq.c | 1052 u8 owner_bit; in __mlx5_ib_cq_clean() local
1080 owner_bit = dest64->op_own & MLX5_CQE_OWNER_MASK; in __mlx5_ib_cq_clean()
1082 dest64->op_own = owner_bit | in __mlx5_ib_cq_clean()
|
| /kernel/linux/linux-6.6/drivers/infiniband/hw/mlx5/ |
| H A D | cq.c | 1077 u8 owner_bit; in __mlx5_ib_cq_clean() local
1105 owner_bit = dest64->op_own & MLX5_CQE_OWNER_MASK; in __mlx5_ib_cq_clean()
1107 dest64->op_own = owner_bit | in __mlx5_ib_cq_clean()
|
| /kernel/linux/linux-5.10/drivers/infiniband/hw/hns/ |
| H A D | hns_roce_hw_v2.c | 433 unsigned int owner_bit) in set_ud_wqe()
474 owner_bit); in set_ud_wqe()
569 unsigned int owner_bit) in set_rc_wqe()
596 owner_bit); in set_rc_wqe()
649 unsigned int owner_bit; in hns_roce_v2_post_send() local
686 owner_bit = in hns_roce_v2_post_send()
691 ret = set_ud_wqe(qp, wr, wqe, &sge_idx, owner_bit); in hns_roce_v2_post_send()
693 ret = set_rc_wqe(qp, wr, wqe, &sge_idx, owner_bit); in hns_roce_v2_post_send()
2994 u8 owner_bit; in __hns_roce_v2_cq_clean() local
3022 owner_bit in __hns_roce_v2_cq_clean()
430 set_ud_wqe(struct hns_roce_qp *qp, const struct ib_send_wr *wr, void *wqe, unsigned int *sge_idx, unsigned int owner_bit) set_ud_wqe() argument
566 set_rc_wqe(struct hns_roce_qp *qp, const struct ib_send_wr *wr, void *wqe, unsigned int *sge_idx, unsigned int owner_bit) set_rc_wqe() argument
[all...] |
| H A D | hns_roce_hw_v1.c | 2015 u8 owner_bit; in __hns_roce_v1_cq_clean() local
2037 owner_bit = roce_get_bit(dest->cqe_byte_4, in __hns_roce_v1_cq_clean()
2041 owner_bit); in __hns_roce_v1_cq_clean()
|
| /kernel/linux/linux-6.6/drivers/infiniband/hw/hns/ |
| H A D | hns_roce_hw_v2.c | 469 unsigned int owner_bit) in set_ud_wqe()
518 hr_reg_write(ud_sq_wqe, UD_SEND_WQE_OWNER, owner_bit); in set_ud_wqe()
571 unsigned int owner_bit) in set_rc_wqe()
614 hr_reg_write(rc_sq_wqe, RC_SEND_WQE_OWNER, owner_bit); in set_rc_wqe()
696 unsigned int owner_bit; in hns_roce_v2_post_send() local
733 owner_bit = in hns_roce_v2_post_send()
738 ret = set_rc_wqe(qp, wr, wqe, &sge_idx, owner_bit); in hns_roce_v2_post_send()
740 ret = set_ud_wqe(qp, wr, wqe, &sge_idx, owner_bit); in hns_roce_v2_post_send()
3494 u8 owner_bit; in __hns_roce_v2_cq_clean() local
3517 owner_bit in __hns_roce_v2_cq_clean()
466 set_ud_wqe(struct hns_roce_qp *qp, const struct ib_send_wr *wr, void *wqe, unsigned int *sge_idx, unsigned int owner_bit) set_ud_wqe() argument
568 set_rc_wqe(struct hns_roce_qp *qp, const struct ib_send_wr *wr, void *wqe, unsigned int *sge_idx, unsigned int owner_bit) set_rc_wqe() argument
[all...] |