Home
last modified time | relevance | path

Searched refs:num_writer_wm_sets (Results 1 - 21 of 21) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/
H A Ddm_pp_smu.h92 unsigned int num_writer_wm_sets; member
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/
H A Ddm_pp_smu.h92 unsigned int num_writer_wm_sets; member
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/pm/swsmu/smu13/
H A Dsmu_v13_0_5_ppt.c412 clock_ranges->num_writer_wm_sets > NUM_WM_RANGES) in smu_v13_0_5_set_watermarks_table()
429 for (i = 0; i < clock_ranges->num_writer_wm_sets; i++) { in smu_v13_0_5_set_watermarks_table()
H A Dyellow_carp_ppt.c503 clock_ranges->num_writer_wm_sets > NUM_WM_RANGES) in yellow_carp_set_watermarks_table()
520 for (i = 0; i < clock_ranges->num_writer_wm_sets; i++) { in yellow_carp_set_watermarks_table()
H A Dsmu_v13_0_4_ppt.c656 clock_ranges->num_writer_wm_sets > NUM_WM_RANGES) in smu_v13_0_4_set_watermarks_table()
673 for (i = 0; i < clock_ranges->num_writer_wm_sets; i++) { in smu_v13_0_4_set_watermarks_table()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/pm/swsmu/smu12/
H A Drenoir_ppt.c927 clock_ranges->num_writer_wm_sets > NUM_WM_RANGES) in renoir_set_watermarks_table()
947 for (i = 0; i < clock_ranges->num_writer_wm_sets; i++) { in renoir_set_watermarks_table()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/pm/swsmu/smu12/
H A Drenoir_ppt.c1052 clock_ranges->num_writer_wm_sets > NUM_WM_RANGES) in renoir_set_watermarks_table()
1072 for (i = 0; i < clock_ranges->num_writer_wm_sets; i++) { in renoir_set_watermarks_table()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_pp_smu.c475 wm_with_clock_ranges.num_wm_mcif_sets = ranges->num_writer_wm_sets; in pp_rv_set_wm_ranges()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_pp_smu.c558 wm_with_clock_ranges.num_wm_mcif_sets = ranges->num_writer_wm_sets; in pp_rv_set_wm_ranges()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/
H A Drn_clk_mgr.c473 ranges->num_writer_wm_sets = 1; in build_watermark_ranges()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/
H A Drn_clk_mgr.c502 ranges->num_writer_wm_sets = 1; in build_watermark_ranges()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/pm/swsmu/smu11/
H A Dnavi10_ppt.c1625 clock_ranges->num_writer_wm_sets > NUM_WM_RANGES) in navi10_set_watermarks_table()
1642 for (i = 0; i < clock_ranges->num_writer_wm_sets; i++) { in navi10_set_watermarks_table()
H A Dsienna_cichlid_ppt.c1456 clock_ranges->num_writer_wm_sets > NUM_WM_RANGES) in sienna_cichlid_set_watermarks_table()
1473 for (i = 0; i < clock_ranges->num_writer_wm_sets; i++) { in sienna_cichlid_set_watermarks_table()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/pm/swsmu/smu11/
H A Dvangogh_ppt.c1634 clock_ranges->num_writer_wm_sets > NUM_WM_RANGES) in vangogh_set_watermarks_table()
1651 for (i = 0; i < clock_ranges->num_writer_wm_sets; i++) { in vangogh_set_watermarks_table()
H A Dnavi10_ppt.c2129 clock_ranges->num_writer_wm_sets > NUM_WM_RANGES) in navi10_set_watermarks_table()
2146 for (i = 0; i < clock_ranges->num_writer_wm_sets; i++) { in navi10_set_watermarks_table()
H A Dsienna_cichlid_ppt.c1829 clock_ranges->num_writer_wm_sets > NUM_WM_RANGES) in sienna_cichlid_set_watermarks_table()
1846 for (i = 0; i < clock_ranges->num_writer_wm_sets; i++) { in sienna_cichlid_set_watermarks_table()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn301/
H A Ddcn301_resource.c1351 ranges.num_writer_wm_sets = 1; in set_wm_ranges()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/calcs/
H A Ddcn_calcs.c1571 ranges.num_writer_wm_sets = WM_SET_COUNT; in dcn_bw_notify_pplib_of_wm_ranges()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_resource.c2590 ranges.num_writer_wm_sets = 1; in dcn20_resource_construct()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dml/calcs/
H A Ddcn_calcs.c1524 ranges.num_writer_wm_sets = WM_SET_COUNT; in dcn_bw_notify_pplib_of_wm_ranges()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_resource.c3981 ranges.num_writer_wm_sets = 1;

Completed in 45 milliseconds