Home
Sort by
last modified time
|
relevance
|
path
Repository(s)
applications
arkcompiler
base
build
commonlibrary
developtools
device
docs
domains
drivers
foundation
ide
interface
kernel
napi_generator
productdefine
test
third_party
vendor
select all
invert selection
clear
Full Search
Search through all text tokens(words,strings,identifiers,numbers) in index.
Definition
Only finds symbol definitions(where e.g a variable(function,...) is defined).
Symbol
Only finds symbol(e.g. methods classes,function,variables).
File Path
Path of the source file(use "/").If you want just exact path,enclose it in "".Source files end with: .jar/.bz2/.a/.h/.java...
History
History log comments.
Type
Any
Bzip(2)
C
Clojure
C#
C++
ELF
Erlang
Image file
Fortran
Golang
GZIP
Haskell
Jar
Java
Java class
JavaScript
Lisp
Lua
Pascal
Perl
PHP
Plain Text
PL/SQL
Python
Rust
Scala
Shell script
SQL
Tar
Tcl
Troff
UUEncoded
Visual Basic
XML
Zip
Type of analyzer used to filter file types include with selected(e.g. just C sources).
Help
Searched
refs:num_uclk_states
(Results
1 - 6
of
6
) sorted by relevance
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dml/dcn302/
H
A
D
dcn302_fpu.c
207
unsigned int
num_uclk_states
;
in dcn302_fpu_update_bw_bounding_box()
local
258
num_uclk_states
= bw_params->clk_table.num_entries;
in dcn302_fpu_update_bw_bounding_box()
261
for (i = 0; i <
num_uclk_states
; i++) {
in dcn302_fpu_update_bw_bounding_box()
270
for (j = 0; j <
num_uclk_states
; j++) {
in dcn302_fpu_update_bw_bounding_box()
282
while (i < num_dcfclk_sta_targets && j <
num_uclk_states
&& num_states < DC__VOLTAGE_STATES) {
in dcn302_fpu_update_bw_bounding_box()
287
if (j <
num_uclk_states
&& optimal_dcfclk_for_uclk[j] <= max_dcfclk_mhz) {
in dcn302_fpu_update_bw_bounding_box()
291
j =
num_uclk_states
;
in dcn302_fpu_update_bw_bounding_box()
301
while (j <
num_uclk_states
&& num_states < DC__VOLTAGE_STATES &&
in dcn302_fpu_update_bw_bounding_box()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dml/dcn303/
H
A
D
dcn303_fpu.c
203
unsigned int
num_uclk_states
;
in dcn303_fpu_update_bw_bounding_box()
local
252
num_uclk_states
= bw_params->clk_table.num_entries;
in dcn303_fpu_update_bw_bounding_box()
255
for (i = 0; i <
num_uclk_states
; i++) {
in dcn303_fpu_update_bw_bounding_box()
264
for (j = 0; j <
num_uclk_states
; j++) {
in dcn303_fpu_update_bw_bounding_box()
276
while (i < num_dcfclk_sta_targets && j <
num_uclk_states
&& num_states < DC__VOLTAGE_STATES) {
in dcn303_fpu_update_bw_bounding_box()
281
if (j <
num_uclk_states
&& optimal_dcfclk_for_uclk[j] <= max_dcfclk_mhz) {
in dcn303_fpu_update_bw_bounding_box()
286
j =
num_uclk_states
;
in dcn303_fpu_update_bw_bounding_box()
296
while (j <
num_uclk_states
&& num_states < DC__VOLTAGE_STATES &&
in dcn303_fpu_update_bw_bounding_box()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dml/dcn321/
H
A
D
dcn321_fpu.c
704
unsigned int num_dcfclk_sta_targets = 4,
num_uclk_states
= 0;
in dcn321_update_bw_bounding_box_fpu()
local
742
num_uclk_states
= bw_params->clk_table.num_entries;
in dcn321_update_bw_bounding_box_fpu()
745
for (i = 0; i <
num_uclk_states
; i++) {
in dcn321_update_bw_bounding_box_fpu()
755
for (j = 0; j <
num_uclk_states
; j++) {
in dcn321_update_bw_bounding_box_fpu()
767
while (i < num_dcfclk_sta_targets && j <
num_uclk_states
&& num_states < DC__VOLTAGE_STATES) {
in dcn321_update_bw_bounding_box_fpu()
772
if (j <
num_uclk_states
&& optimal_dcfclk_for_uclk[j] <= max_dcfclk_mhz) {
in dcn321_update_bw_bounding_box_fpu()
776
j =
num_uclk_states
;
in dcn321_update_bw_bounding_box_fpu()
786
while (j <
num_uclk_states
&& num_states < DC__VOLTAGE_STATES &&
in dcn321_update_bw_bounding_box_fpu()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn30/
H
A
D
dcn30_resource.c
2101
unsigned int
num_uclk_states
;
in dcn30_update_bw_bounding_box()
local
2147
num_uclk_states
= bw_params->clk_table.num_entries;
in dcn30_update_bw_bounding_box()
2150
for (i = 0; i <
num_uclk_states
; i++) {
in dcn30_update_bw_bounding_box()
2162
for (j = 0; j <
num_uclk_states
; j++) {
in dcn30_update_bw_bounding_box()
2174
while (i < num_dcfclk_sta_targets && j <
num_uclk_states
&& num_states < DC__VOLTAGE_STATES) {
in dcn30_update_bw_bounding_box()
2179
if (j <
num_uclk_states
&& optimal_dcfclk_for_uclk[j] <= dcn30_bb_max_clk.max_dcfclk_mhz) {
in dcn30_update_bw_bounding_box()
2183
j =
num_uclk_states
;
in dcn30_update_bw_bounding_box()
2193
while (j <
num_uclk_states
&& num_states < DC__VOLTAGE_STATES &&
in dcn30_update_bw_bounding_box()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn30/
H
A
D
dcn30_resource.c
2471
unsigned int
num_uclk_states
;
in dcn30_update_bw_bounding_box()
local
2521
num_uclk_states
= bw_params->clk_table.num_entries;
in dcn30_update_bw_bounding_box()
2524
for (i = 0; i <
num_uclk_states
; i++) {
in dcn30_update_bw_bounding_box()
2536
for (j = 0; j <
num_uclk_states
; j++) {
in dcn30_update_bw_bounding_box()
2548
while (i < num_dcfclk_sta_targets && j <
num_uclk_states
&& num_states < DC__VOLTAGE_STATES) {
in dcn30_update_bw_bounding_box()
2553
if (j <
num_uclk_states
&& optimal_dcfclk_for_uclk[j] <= max_dcfclk_mhz) {
in dcn30_update_bw_bounding_box()
2557
j =
num_uclk_states
;
in dcn30_update_bw_bounding_box()
2567
while (j <
num_uclk_states
&& num_states < DC__VOLTAGE_STATES &&
in dcn30_update_bw_bounding_box()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H
A
D
dcn32_fpu.c
2795
unsigned int num_dcfclk_sta_targets = 4,
num_uclk_states
= 0;
in dcn32_update_bw_bounding_box_fpu()
local
2838
num_uclk_states
= bw_params->clk_table.num_entries;
in dcn32_update_bw_bounding_box_fpu()
2841
for (i = 0; i <
num_uclk_states
; i++) {
in dcn32_update_bw_bounding_box_fpu()
2851
for (j = 0; j <
num_uclk_states
; j++) {
in dcn32_update_bw_bounding_box_fpu()
2863
while (i < num_dcfclk_sta_targets && j <
num_uclk_states
&& num_states < DC__VOLTAGE_STATES) {
in dcn32_update_bw_bounding_box_fpu()
2868
if (j <
num_uclk_states
&& optimal_dcfclk_for_uclk[j] <= max_dcfclk_mhz) {
in dcn32_update_bw_bounding_box_fpu()
2872
j =
num_uclk_states
;
in dcn32_update_bw_bounding_box_fpu()
2882
while (j <
num_uclk_states
&& num_states < DC__VOLTAGE_STATES &&
in dcn32_update_bw_bounding_box_fpu()
Completed in 13 milliseconds