Home
last modified time | relevance | path

Searched refs:mshift (Results 1 - 24 of 24) sorted by relevance

/kernel/linux/linux-5.10/drivers/clk/
H A Dclk-fractional-divider.c54 m = (val & fd->mmask) >> fd->mshift; in clk_fd_recalc_rate()
137 val |= (m << fd->mshift) | (n << fd->nshift); in clk_fd_set_rate()
157 void __iomem *reg, u8 mshift, u8 mwidth, u8 nshift, u8 nwidth, in clk_hw_register_fractional_divider()
176 fd->mshift = mshift; in clk_hw_register_fractional_divider()
178 fd->mmask = GENMASK(mwidth - 1, 0) << mshift; in clk_hw_register_fractional_divider()
199 void __iomem *reg, u8 mshift, u8 mwidth, u8 nshift, u8 nwidth, in clk_register_fractional_divider()
205 reg, mshift, mwidth, nshift, nwidth, clk_divider_flags, in clk_register_fractional_divider()
155 clk_hw_register_fractional_divider(struct device *dev, const char *name, const char *parent_name, unsigned long flags, void __iomem *reg, u8 mshift, u8 mwidth, u8 nshift, u8 nwidth, u8 clk_divider_flags, spinlock_t *lock) clk_hw_register_fractional_divider() argument
197 clk_register_fractional_divider(struct device *dev, const char *name, const char *parent_name, unsigned long flags, void __iomem *reg, u8 mshift, u8 mwidth, u8 nshift, u8 nwidth, u8 clk_divider_flags, spinlock_t *lock) clk_register_fractional_divider() argument
H A Dclk-stm32h7.c668 u8 mshift; member
753 mask = GENMASK(fd->mwidth - 1, 0) << fd->mshift; in pll_fd_recalc_rate()
754 m = (val & mask) >> fd->mshift; in pll_fd_recalc_rate()
818 div->mshift = cfg->divm; in clk_register_stm32_pll()
/kernel/linux/linux-6.6/drivers/clk/
H A Dclk-fractional-divider.c89 mmask = GENMASK(fd->mwidth - 1, 0) << fd->mshift; in clk_fd_get_div()
92 m = (val & mmask) >> fd->mshift; in clk_fd_get_div()
190 mmask = GENMASK(fd->mwidth - 1, 0) << fd->mshift; in clk_fd_set_rate()
195 val |= (m << fd->mshift) | (n << fd->nshift); in clk_fd_set_rate()
250 void __iomem *reg, u8 mshift, u8 mwidth, u8 nshift, u8 nwidth, in clk_hw_register_fractional_divider()
269 fd->mshift = mshift; in clk_hw_register_fractional_divider()
290 void __iomem *reg, u8 mshift, u8 mwidth, u8 nshift, u8 nwidth, in clk_register_fractional_divider()
296 reg, mshift, mwidth, nshift, nwidth, clk_divider_flags, in clk_register_fractional_divider()
248 clk_hw_register_fractional_divider(struct device *dev, const char *name, const char *parent_name, unsigned long flags, void __iomem *reg, u8 mshift, u8 mwidth, u8 nshift, u8 nwidth, u8 clk_divider_flags, spinlock_t *lock) clk_hw_register_fractional_divider() argument
288 clk_register_fractional_divider(struct device *dev, const char *name, const char *parent_name, unsigned long flags, void __iomem *reg, u8 mshift, u8 mwidth, u8 nshift, u8 nwidth, u8 clk_divider_flags, spinlock_t *lock) clk_register_fractional_divider() argument
H A Dclk-stm32h7.c668 u8 mshift; member
752 mask = GENMASK(fd->mwidth - 1, 0) << fd->mshift; in pll_fd_recalc_rate()
753 m = (val & mask) >> fd->mshift; in pll_fd_recalc_rate()
817 div->mshift = cfg->divm; in clk_register_stm32_pll()
/kernel/linux/linux-5.10/drivers/clk/sunxi/
H A Dclk-sun9i-core.c60 .mshift = 18,
117 .mshift = 0,
253 .mshift = 0,
H A Dclk-sunxi.c420 .mshift = 0,
431 .mshift = 0,
441 .mshift = 0,
469 .mshift = 6,
476 .mshift = 0,
484 .mshift = 8,
1150 .mshift = 0,
H A Dclk-factors.h15 u8 mshift; member
H A Dclk-sun6i-ar100.c57 .mshift = 8,
H A Dclk-factors.c58 m = FACTOR_GET(config->mshift, config->mwidth, reg); in clk_factors_recalc_rate()
155 reg = FACTOR_SET(config->mshift, config->mwidth, reg, req.m); in clk_factors_set_rate()
H A Dclk-mod0.c52 .mshift = 0,
/kernel/linux/linux-6.6/drivers/clk/sunxi/
H A Dclk-sun9i-core.c60 .mshift = 18,
117 .mshift = 0,
253 .mshift = 0,
H A Dclk-sunxi.c420 .mshift = 0,
431 .mshift = 0,
441 .mshift = 0,
469 .mshift = 6,
476 .mshift = 0,
484 .mshift = 8,
1150 .mshift = 0,
H A Dclk-factors.h15 u8 mshift; member
H A Dclk-sun6i-ar100.c57 .mshift = 8,
H A Dclk-factors.c58 m = FACTOR_GET(config->mshift, config->mwidth, reg); in clk_factors_recalc_rate()
155 reg = FACTOR_SET(config->mshift, config->mwidth, reg, req.m); in clk_factors_set_rate()
H A Dclk-mod0.c52 .mshift = 0,
/kernel/linux/linux-5.10/drivers/clk/imx/
H A Dclk-composite-7ulp.c55 fd->mshift = PCG_FRAC_SHIFT; in imx7ulp_clk_hw_composite()
/kernel/linux/linux-6.6/drivers/clk/imx/
H A Dclk-composite-7ulp.c101 fd->mshift = PCG_FRAC_SHIFT; in imx_ulp_clk_hw_composite()
/kernel/linux/linux-5.10/drivers/infiniband/hw/hfi1/
H A Dpio_copy.c184 #define mshift(x) (8 * (x)) macro
264 temp = pbuf->carry.val64 | (new << mshift(pbuf->carry_bytes)); in merge_write8()
/kernel/linux/linux-6.6/drivers/infiniband/hw/hfi1/
H A Dpio_copy.c143 #define mshift(x) (8 * (x)) macro
223 temp = pbuf->carry.val64 | (new << mshift(pbuf->carry_bytes)); in merge_write8()
/kernel/linux/linux-5.10/drivers/clk/rockchip/
H A Dclk.c246 div->mshift = 16; in rockchip_clk_register_frac_branch()
248 div->mmask = GENMASK(div->mwidth - 1, 0) << div->mshift; in rockchip_clk_register_frac_branch()
/kernel/linux/linux-5.10/include/linux/
H A Dclk-provider.h957 * @mshift: shift to the numerator bit field
978 u8 mshift; member
999 void __iomem *reg, u8 mshift, u8 mwidth, u8 nshift, u8 nwidth,
1003 void __iomem *reg, u8 mshift, u8 mwidth, u8 nshift, u8 nwidth,
/kernel/linux/linux-6.6/include/linux/
H A Dclk-provider.h1129 * @mshift: shift to the numerator bit field
1156 u8 mshift; member
1175 void __iomem *reg, u8 mshift, u8 mwidth, u8 nshift, u8 nwidth,
1179 void __iomem *reg, u8 mshift, u8 mwidth, u8 nshift, u8 nwidth,
/kernel/linux/linux-6.6/drivers/clk/rockchip/
H A Dclk.c245 div->mshift = 16; in rockchip_clk_register_frac_branch()

Completed in 20 milliseconds