Home
last modified time | relevance | path

Searched refs:mg_pll_ssc (Results 1 - 8 of 8) sorted by relevance

/kernel/linux/linux-6.6/drivers/gpu/drm/i915/display/
H A Dintel_dpll_mgr.h220 u32 mg_pll_ssc; member
H A Dintel_dpll_mgr.c2974 pll_state->mg_pll_ssc = DKL_PLL_SSC_IREF_NDIV_RATIO(iref_ndiv) | in icl_calc_mg_pll_state()
3015 pll_state->mg_pll_ssc = in icl_calc_mg_pll_state()
3439 hw_state->mg_pll_ssc = intel_de_read(dev_priv, MG_PLL_SSC(tc_port)); in mg_pll_get_hw_state()
3512 hw_state->mg_pll_ssc = intel_dkl_phy_read(dev_priv, DKL_PLL_SSC(tc_port)); in dkl_pll_get_hw_state()
3513 hw_state->mg_pll_ssc &= (DKL_PLL_SSC_IREF_NDIV_RATIO_MASK | in dkl_pll_get_hw_state()
3682 intel_de_write(dev_priv, MG_PLL_SSC(tc_port), hw_state->mg_pll_ssc); in icl_mg_pll_write()
3741 val |= hw_state->mg_pll_ssc; in dkl_pll_write()
3956 "mg_pll_frac_lock: 0x%x, mg_pll_ssc: 0x%x, " in icl_dump_hw_state()
3967 hw_state->mg_pll_ssc, in icl_dump_hw_state()
H A Dintel_display_debugfs.c684 seq_printf(m, " mg_pll_ssc: 0x%08x\n", in i915_shared_dplls_info()
685 pll->state.hw_state.mg_pll_ssc); in i915_shared_dplls_info()
H A Dintel_display.c5345 PIPE_CONF_CHECK_X(dpll_hw_state.mg_pll_ssc); in intel_pipe_config_compare()
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/display/
H A Dintel_dpll_mgr.h208 u32 mg_pll_ssc; member
H A Dintel_dpll_mgr.c3306 pll_state->mg_pll_ssc = DKL_PLL_SSC_IREF_NDIV_RATIO(iref_ndiv) | in icl_calc_mg_pll_state()
3347 pll_state->mg_pll_ssc = in icl_calc_mg_pll_state()
3716 hw_state->mg_pll_ssc = intel_de_read(dev_priv, MG_PLL_SSC(tc_port)); in mg_pll_get_hw_state()
3792 hw_state->mg_pll_ssc = intel_de_read(dev_priv, DKL_PLL_SSC(tc_port)); in dkl_pll_get_hw_state()
3793 hw_state->mg_pll_ssc &= (DKL_PLL_SSC_IREF_NDIV_RATIO_MASK | in dkl_pll_get_hw_state()
3942 intel_de_write(dev_priv, MG_PLL_SSC(tc_port), hw_state->mg_pll_ssc); in icl_mg_pll_write()
4009 val |= hw_state->mg_pll_ssc; in dkl_pll_write()
4214 "mg_pll_frac_lock: 0x%x, mg_pll_ssc: 0x%x, " in icl_dump_hw_state()
4224 hw_state->mg_pll_ssc, in icl_dump_hw_state()
H A Dintel_display_debugfs.c958 seq_printf(m, " mg_pll_ssc: 0x%08x\n", in i915_shared_dplls_info()
959 pll->state.hw_state.mg_pll_ssc); in i915_shared_dplls_info()
H A Dintel_display.c14017 PIPE_CONF_CHECK_X(dpll_hw_state.mg_pll_ssc); in intel_pipe_config_compare()

Completed in 48 milliseconds