Searched refs:ixDIDT_TCP_EDC_CTRL (Results 1 - 14 of 14) sorted by relevance
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
| H A D | vega10_powertune.c | 889 data = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__DIDT, ixDIDT_TCP_EDC_CTRL); in vega10_didt_set_mask()
892 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__DIDT, ixDIDT_TCP_EDC_CTRL, data); in vega10_didt_set_mask()
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
| H A D | vega10_powertune.c | 862 data = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__DIDT, ixDIDT_TCP_EDC_CTRL); in vega10_didt_set_mask()
865 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__DIDT, ixDIDT_TCP_EDC_CTRL, data); in vega10_didt_set_mask()
|
| H A D | smu7_hwmgr.c | 130 #define ixDIDT_TCP_EDC_CTRL 0x0073 macro
162 ixDIDT_TCP_EDC_CTRL,
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| H A D | gc_9_2_1_offset.h | 7480 #define ixDIDT_TCP_EDC_CTRL 0x0073 macro
|
| H A D | gc_9_1_offset.h | 7440 #define ixDIDT_TCP_EDC_CTRL 0x0073 macro
|
| H A D | gc_9_0_offset.h | 7234 #define ixDIDT_TCP_EDC_CTRL 0x0073 macro
|
| H A D | gc_10_3_0_offset.h | 13458 #define ixDIDT_TCP_EDC_CTRL global() macro
[all...] |
| H A D | gc_10_1_0_offset.h | 11324 #define ixDIDT_TCP_EDC_CTRL global() macro
[all...] |
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| H A D | gc_9_4_2_offset.h | 134 #define ixDIDT_TCP_EDC_CTRL 0x0073 macro
|
| H A D | gc_9_2_1_offset.h | 7480 #define ixDIDT_TCP_EDC_CTRL 0x0073 macro
|
| H A D | gc_9_1_offset.h | 7440 #define ixDIDT_TCP_EDC_CTRL 0x0073 macro
|
| H A D | gc_9_0_offset.h | 7234 #define ixDIDT_TCP_EDC_CTRL 0x0073 macro
|
| H A D | gc_10_3_0_offset.h | 13588 #define ixDIDT_TCP_EDC_CTRL global() macro
[all...] |
| H A D | gc_10_1_0_offset.h | 11342 #define ixDIDT_TCP_EDC_CTRL global() macro
[all...] |
Completed in 526 milliseconds