Home
last modified time | relevance | path

Searched refs:hdcp_24m_parents (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-6.6/drivers/clk/mediatek/
H A Dclk-mt8173-topckgen.c384 static const char * const hdcp_24m_parents[] = { variable
601 MUX_GATE(CLK_TOP_HDCP_24M_SEL, "hdcp_24m_sel", hdcp_24m_parents,
H A Dclk-mt2712.c449 static const char * const hdcp_24m_parents[] = { variable
705 MUX_GATE(CLK_TOP_HDCP_24M_SEL, "hdcp_24m_sel", hdcp_24m_parents,
H A Dclk-mt8188-topckgen.c740 static const char * const hdcp_24m_parents[] = { variable
1110 hdcp_24m_parents, 0x0D4, 0x0D8, 0x0DC, 24, 4, 31, 0x08, 31),
H A Dclk-mt8195-topckgen.c621 static const char * const hdcp_24m_parents[] = { variable
1056 hdcp_24m_parents, 0x0104, 0x0108, 0x010C, 8, 2, 15, 0x0C, 13),
/kernel/linux/linux-5.10/drivers/clk/mediatek/
H A Dclk-mt8173.c482 static const char * const hdcp_24m_parents[] __initconst = {
592 MUX_GATE(CLK_TOP_HDCP_24M_SEL, "hdcp_24m_sel", hdcp_24m_parents, 0x00d0, 16, 2, 23),
H A Dclk-mt2712.c543 static const char * const hdcp_24m_parents[] = { variable
822 hdcp_24m_parents, 0x0d0, 16, 2, 23),

Completed in 7 milliseconds