Home
last modified time | relevance | path

Searched refs:gcp (Results 1 - 10 of 10) sorted by relevance

/kernel/linux/linux-5.10/arch/arm/mach-sa1100/
H A Dneponset.c205 static int neponset_init_gpio(struct gpio_chip **gcp, in neponset_init_gpio() argument
216 *gcp = gc; in neponset_init_gpio()
/kernel/linux/linux-6.6/arch/arm/mach-sa1100/
H A Dneponset.c205 static int neponset_init_gpio(struct gpio_chip **gcp, in neponset_init_gpio() argument
216 *gcp = gc; in neponset_init_gpio()
/kernel/linux/linux-6.6/drivers/gpu/drm/vc4/
H A Dvc4_hdmi.c1551 unsigned char gcp; in vc5_hdmi_set_timings() local
1585 gcp = 6; in vc5_hdmi_set_timings()
1588 gcp = 5; in vc5_hdmi_set_timings()
1592 gcp = 0; in vc5_hdmi_set_timings()
1601 gcp = 0; in vc5_hdmi_set_timings()
1608 VC4_SET_FIELD(gcp, VC5_HDMI_DEEP_COLOR_CONFIG_1_COLOR_DEPTH); in vc5_hdmi_set_timings()
1613 reg |= VC4_SET_FIELD(gcp, VC5_HDMI_GCP_WORD_1_GCP_SUBPACKET_BYTE_1); in vc5_hdmi_set_timings()
/kernel/linux/linux-6.6/drivers/gpu/drm/i915/display/
H A Dintel_crtc_state_dump.c277 pipe_config->infoframes.gcp); in intel_crtc_state_dump()
H A Dintel_hdmi.c981 intel_de_write(dev_priv, reg, crtc_state->infoframes.gcp); in intel_hdmi_set_gcp_infoframe()
1006 crtc_state->infoframes.gcp = intel_de_read(dev_priv, reg); in intel_hdmi_read_gcp_infoframe()
1023 crtc_state->infoframes.gcp |= GCP_COLOR_INDICATION; in intel_hdmi_compute_gcp_infoframe()
1028 crtc_state->infoframes.gcp |= GCP_DEFAULT_PHASE_ENABLE; in intel_hdmi_compute_gcp_infoframe()
H A Dintel_display_types.h1312 u32 gcp; member
H A Dintel_display.c5370 PIPE_CONF_CHECK_X(infoframes.gcp); in intel_pipe_config_compare()
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/display/
H A Dintel_hdmi.c1003 intel_de_write(dev_priv, reg, crtc_state->infoframes.gcp); in intel_hdmi_set_gcp_infoframe()
1028 crtc_state->infoframes.gcp = intel_de_read(dev_priv, reg); in intel_hdmi_read_gcp_infoframe()
1045 crtc_state->infoframes.gcp |= GCP_COLOR_INDICATION; in intel_hdmi_compute_gcp_infoframe()
1050 crtc_state->infoframes.gcp |= GCP_DEFAULT_PHASE_ENABLE; in intel_hdmi_compute_gcp_infoframe()
H A Dintel_display_types.h1021 u32 gcp; member
H A Dintel_display.c13132 pipe_config->infoframes.gcp); in intel_dump_pipe_config()
14033 PIPE_CONF_CHECK_X(infoframes.gcp); in intel_pipe_config_compare()

Completed in 55 milliseconds