Home
Sort by
last modified time
|
relevance
|
path
Repository(s)
applications
arkcompiler
base
build
commonlibrary
developtools
device
docs
domains
drivers
foundation
ide
interface
kernel
napi_generator
productdefine
test
third_party
vendor
select all
invert selection
clear
Full Search
Search through all text tokens(words,strings,identifiers,numbers) in index.
Definition
Only finds symbol definitions(where e.g a variable(function,...) is defined).
Symbol
Only finds symbol(e.g. methods classes,function,variables).
File Path
Path of the source file(use "/").If you want just exact path,enclose it in "".Source files end with: .jar/.bz2/.a/.h/.java...
History
History log comments.
Type
Any
Bzip(2)
C
Clojure
C#
C++
ELF
Erlang
Image file
Fortran
Golang
GZIP
Haskell
Jar
Java
Java class
JavaScript
Lisp
Lua
Pascal
Perl
PHP
Plain Text
PL/SQL
Python
Rust
Scala
Shell script
SQL
Tar
Tcl
Troff
UUEncoded
Visual Basic
XML
Zip
Type of analyzer used to filter file types include with selected(e.g. just C sources).
Help
Searched
refs:exynos5x_plls
(Results
1 - 2
of
2
) sorted by relevance
/kernel/linux/linux-5.10/drivers/clk/samsung/
H
A
D
clk-exynos5420.c
149
enum
exynos5x_plls
{
enum
1461
static struct samsung_pll_clock
exynos5x_plls
[nr_plls] __initdata = {
1584
exynos5x_plls
[apll].rate_table = exynos5420_pll2550x_24mhz_tbl;
in exynos5x_clk_init()
1585
exynos5x_plls
[epll].rate_table = exynos5420_epll_24mhz_tbl;
in exynos5x_clk_init()
1586
exynos5x_plls
[kpll].rate_table = exynos5420_pll2550x_24mhz_tbl;
in exynos5x_clk_init()
1587
exynos5x_plls
[vpll].rate_table = exynos5420_vpll_24mhz_tbl;
in exynos5x_clk_init()
1591
exynos5x_plls
[bpll].rate_table = exynos5420_pll2550x_24mhz_tbl;
in exynos5x_clk_init()
1593
exynos5x_plls
[bpll].rate_table = exynos5422_bpll_rate_table;
in exynos5x_clk_init()
1595
samsung_clk_register_pll(ctx,
exynos5x_plls
, ARRAY_SIZE(
exynos5x_plls
),
in exynos5x_clk_init()
[all...]
/kernel/linux/linux-6.6/drivers/clk/samsung/
H
A
D
clk-exynos5420.c
152
enum
exynos5x_plls
{
enum
1464
static struct samsung_pll_clock
exynos5x_plls
[nr_plls] __initdata = {
1601
exynos5x_plls
[apll].rate_table = exynos5420_pll2550x_24mhz_tbl;
in exynos5x_clk_init()
1602
exynos5x_plls
[epll].rate_table = exynos5420_epll_24mhz_tbl;
in exynos5x_clk_init()
1603
exynos5x_plls
[kpll].rate_table = exynos5420_pll2550x_24mhz_tbl;
in exynos5x_clk_init()
1604
exynos5x_plls
[vpll].rate_table = exynos5420_vpll_24mhz_tbl;
in exynos5x_clk_init()
1608
exynos5x_plls
[bpll].rate_table = exynos5420_pll2550x_24mhz_tbl;
in exynos5x_clk_init()
1610
exynos5x_plls
[bpll].rate_table = exynos5422_bpll_rate_table;
in exynos5x_clk_init()
1612
samsung_clk_register_pll(ctx,
exynos5x_plls
, ARRAY_SIZE(
exynos5x_plls
));
in exynos5x_clk_init()
[all...]
Completed in 5 milliseconds