Home
last modified time | relevance | path

Searched refs:divl (Results 1 - 8 of 8) sorted by relevance

/kernel/linux/linux-5.10/arch/x86/math-emu/
H A Dwm_sqrt.S141 divl %esi /* current estimate */
146 divl %esi
151 divl %esi
181 divl %esi
185 divl %esi
189 divl %esi
193 divl %esi
287 divl %esi
291 divl %esi
306 divl
[all...]
H A Dreg_u_div.S133 divl %ecx
138 divl %ecx
143 divl %ecx
229 divl %ecx /* Divide the numerator by the augmented
304 divl %ecx /* Divide the numerator by the denom ms dw */
H A Ddiv_Xsig.S147 divl %ecx /* Divide the numerator by the augmented
222 divl %ecx /* Divide the numerator by the denom ms dw */
325 divl XsigH(%ebx)
/kernel/linux/linux-6.6/arch/x86/math-emu/
H A Dwm_sqrt.S141 divl %esi /* current estimate */
146 divl %esi
151 divl %esi
181 divl %esi
185 divl %esi
189 divl %esi
193 divl %esi
287 divl %esi
291 divl %esi
306 divl
[all...]
H A Dreg_u_div.S133 divl %ecx
138 divl %ecx
143 divl %ecx
229 divl %ecx /* Divide the numerator by the augmented
304 divl %ecx /* Divide the numerator by the denom ms dw */
H A Ddiv_Xsig.S147 divl %ecx /* Divide the numerator by the augmented
222 divl %ecx /* Divide the numerator by the denom ms dw */
325 divl XsigH(%ebx)
/kernel/linux/linux-5.10/drivers/media/dvb-frontends/
H A Dsi2165.c208 u8 divl = 12; in si2165_init_pll() local
245 state->sys_clk = state->fvco_hz / (divl * 2u); in si2165_init_pll()
248 buf[0] = divl; in si2165_init_pll()
255 static int si2165_adjust_pll_divl(struct si2165_state *state, u8 divl) in si2165_adjust_pll_divl() argument
257 state->sys_clk = state->fvco_hz / (divl * 2u); in si2165_adjust_pll_divl()
258 return si2165_writereg8(state, REG_PLL_DIVL, divl); in si2165_adjust_pll_divl()
/kernel/linux/linux-6.6/drivers/media/dvb-frontends/
H A Dsi2165.c208 u8 divl = 12; in si2165_init_pll() local
245 state->sys_clk = state->fvco_hz / (divl * 2u); in si2165_init_pll()
248 buf[0] = divl; in si2165_init_pll()
255 static int si2165_adjust_pll_divl(struct si2165_state *state, u8 divl) in si2165_adjust_pll_divl() argument
257 state->sys_clk = state->fvco_hz / (divl * 2u); in si2165_adjust_pll_divl()
258 return si2165_writereg8(state, REG_PLL_DIVL, divl); in si2165_adjust_pll_divl()

Completed in 12 milliseconds