Searched refs:data_dma_base1 (Results 1 - 8 of 8) sorted by relevance
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/engine/gr/ |
H A D | gm20b.c | 43 addr = ((u64)hdr.data_dma_base1 << 40 | hdr.data_dma_base << 8); in gm20b_gr_acr_bld_patch() 45 hdr.data_dma_base1 = upper_32_bits((addr + adjust) >> 8); in gm20b_gr_acr_bld_patch() 67 .data_dma_base1 = upper_32_bits(data), in gm20b_gr_acr_bld_write()
|
/kernel/linux/linux-6.6/drivers/gpu/drm/nouveau/nvkm/engine/gr/ |
H A D | gm20b.c | 43 addr = ((u64)hdr.data_dma_base1 << 40 | hdr.data_dma_base << 8); in gm20b_gr_acr_bld_patch() 45 hdr.data_dma_base1 = upper_32_bits((addr + adjust) >> 8); in gm20b_gr_acr_bld_patch() 67 .data_dma_base1 = upper_32_bits(data), in gm20b_gr_acr_bld_write()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/include/nvfw/ |
H A D | flcn.h | 19 u32 data_dma_base1; member 56 u32 data_dma_base1; member
|
/kernel/linux/linux-6.6/drivers/gpu/drm/nouveau/include/nvfw/ |
H A D | flcn.h | 19 u32 data_dma_base1; member 56 u32 data_dma_base1; member
|
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/ |
H A D | gm20b.c | 85 addr = ((u64)hdr.data_dma_base1 << 40 | hdr.data_dma_base << 8); in gm20b_pmu_acr_bld_patch() 87 hdr.data_dma_base1 = upper_32_bits((addr + adjust) >> 8); in gm20b_pmu_acr_bld_patch() 115 .data_dma_base1 = upper_32_bits(data), in gm20b_pmu_acr_bld_write()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/nvfw/ |
H A D | flcn.c | 40 nvkm_debug(subdev, "\tdataDmaBase1 : 0x%x\n", hdr->data_dma_base1); in loader_config_dump() 83 nvkm_debug(subdev, "\tdataDmaBase1 : 0x%x\n", hdr->data_dma_base1); in flcn_bl_dmem_desc_dump()
|
/kernel/linux/linux-6.6/drivers/gpu/drm/nouveau/nvkm/nvfw/ |
H A D | flcn.c | 40 nvkm_debug(subdev, "\tdataDmaBase1 : 0x%x\n", hdr->data_dma_base1); in loader_config_dump() 83 nvkm_debug(subdev, "\tdataDmaBase1 : 0x%x\n", hdr->data_dma_base1); in flcn_bl_dmem_desc_dump()
|
/kernel/linux/linux-6.6/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/ |
H A D | gm20b.c | 75 addr = ((u64)hdr.data_dma_base1 << 40 | hdr.data_dma_base << 8); in gm20b_pmu_acr_bld_patch() 77 hdr.data_dma_base1 = upper_32_bits((addr + adjust) >> 8); in gm20b_pmu_acr_bld_patch() 105 .data_dma_base1 = upper_32_bits(data), in gm20b_pmu_acr_bld_write()
|
Completed in 6 milliseconds