Home
last modified time | relevance | path

Searched refs:cntl (Results 1 - 25 of 87) sorted by relevance

1234

/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_link_encoder.c128 struct bp_transmitter_control *cntl) in link_transmitter_control()
133 result = bp->funcs->transmitter_control(bp, cntl); in link_transmitter_control()
966 struct bp_transmitter_control cntl = { 0 }; in dce110_link_encoder_hw_init() local
969 cntl.action = TRANSMITTER_CONTROL_INIT; in dce110_link_encoder_hw_init()
970 cntl.engine_id = ENGINE_ID_UNKNOWN; in dce110_link_encoder_hw_init()
971 cntl.transmitter = enc110->base.transmitter; in dce110_link_encoder_hw_init()
972 cntl.connector_obj_id = enc110->base.connector; in dce110_link_encoder_hw_init()
973 cntl.lanes_number = LANE_COUNT_FOUR; in dce110_link_encoder_hw_init()
974 cntl.coherent = false; in dce110_link_encoder_hw_init()
975 cntl in dce110_link_encoder_hw_init()
126 link_transmitter_control( struct dce110_link_encoder *enc110, struct bp_transmitter_control *cntl) link_transmitter_control() argument
1059 struct bp_transmitter_control cntl = { 0 }; dce110_link_encoder_enable_tmds_output() local
1095 struct bp_transmitter_control cntl = { 0 }; dce110_link_encoder_enable_lvds_output() local
1127 struct bp_transmitter_control cntl = { 0 }; dce110_link_encoder_enable_dp_output() local
1166 struct bp_transmitter_control cntl = { 0 }; dce110_link_encoder_enable_dp_mst_output() local
1206 struct bp_transmitter_control cntl = { 0 }; dce60_link_encoder_enable_dp_output() local
1245 struct bp_transmitter_control cntl = { 0 }; dce60_link_encoder_enable_dp_mst_output() local
1287 struct bp_transmitter_control cntl = { 0 }; dce110_link_encoder_disable_output() local
1332 struct bp_transmitter_control cntl = { 0 }; dce110_link_encoder_dp_set_lane_settings() local
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_link_encoder.c124 struct bp_transmitter_control *cntl) in link_transmitter_control()
129 result = bp->funcs->transmitter_control(bp, cntl); in link_transmitter_control()
961 struct bp_transmitter_control cntl = { 0 }; in dce110_link_encoder_hw_init() local
964 cntl.action = TRANSMITTER_CONTROL_INIT; in dce110_link_encoder_hw_init()
965 cntl.engine_id = ENGINE_ID_UNKNOWN; in dce110_link_encoder_hw_init()
966 cntl.transmitter = enc110->base.transmitter; in dce110_link_encoder_hw_init()
967 cntl.connector_obj_id = enc110->base.connector; in dce110_link_encoder_hw_init()
968 cntl.lanes_number = LANE_COUNT_FOUR; in dce110_link_encoder_hw_init()
969 cntl.coherent = false; in dce110_link_encoder_hw_init()
970 cntl in dce110_link_encoder_hw_init()
122 link_transmitter_control( struct dce110_link_encoder *enc110, struct bp_transmitter_control *cntl) link_transmitter_control() argument
1054 struct bp_transmitter_control cntl = { 0 }; dce110_link_encoder_enable_tmds_output() local
1090 struct bp_transmitter_control cntl = { 0 }; dce110_link_encoder_enable_lvds_output() local
1122 struct bp_transmitter_control cntl = { 0 }; dce110_link_encoder_enable_dp_output() local
1161 struct bp_transmitter_control cntl = { 0 }; dce110_link_encoder_enable_dp_mst_output() local
1201 struct bp_transmitter_control cntl = { 0 }; dce60_link_encoder_enable_dp_output() local
1240 struct bp_transmitter_control cntl = { 0 }; dce60_link_encoder_enable_dp_mst_output() local
1282 struct bp_transmitter_control cntl = { 0 }; dce110_link_encoder_disable_output() local
1328 struct bp_transmitter_control cntl = { 0 }; dce110_link_encoder_dp_set_lane_settings() local
[all...]
H A Ddce_stream_encoder.c540 struct bp_encoder_control cntl = {0}; in dce110_stream_encoder_hdmi_set_stream_attribute() local
542 cntl.action = ENCODER_CONTROL_SETUP; in dce110_stream_encoder_hdmi_set_stream_attribute()
543 cntl.engine_id = enc110->base.id; in dce110_stream_encoder_hdmi_set_stream_attribute()
544 cntl.signal = SIGNAL_TYPE_HDMI_TYPE_A; in dce110_stream_encoder_hdmi_set_stream_attribute()
545 cntl.enable_dp_audio = enable_audio; in dce110_stream_encoder_hdmi_set_stream_attribute()
546 cntl.pixel_clock = actual_pix_clk_khz; in dce110_stream_encoder_hdmi_set_stream_attribute()
547 cntl.lanes_number = LANE_COUNT_FOUR; in dce110_stream_encoder_hdmi_set_stream_attribute()
548 cntl.color_depth = crtc_timing->display_color_depth; in dce110_stream_encoder_hdmi_set_stream_attribute()
551 enc110->base.bp, &cntl) != BP_RESULT_OK) in dce110_stream_encoder_hdmi_set_stream_attribute()
656 struct bp_encoder_control cntl in dce110_stream_encoder_dvi_set_stream_attribute() local
681 struct bp_encoder_control cntl = {0}; dce110_stream_encoder_lvds_set_stream_attribute() local
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/bios/
H A Dcommand_table.c106 struct bp_encoder_control *cntl);
110 struct bp_encoder_control *cntl);
114 struct bp_encoder_control *cntl);
143 struct bp_encoder_control *cntl);
146 struct bp_encoder_control *cntl);
149 struct bp_encoder_control *cntl);
170 struct bp_encoder_control *cntl) in encoder_control_dig_v1()
175 if (cntl != NULL) in encoder_control_dig_v1()
176 switch (cntl->engine_id) { in encoder_control_dig_v1()
180 cmd_tbl->encoder_control_dig1(bp, cntl); in encoder_control_dig_v1()
168 encoder_control_dig_v1( struct bios_parser *bp, struct bp_encoder_control *cntl) encoder_control_dig_v1() argument
195 encoder_control_dig1_v1( struct bios_parser *bp, struct bp_encoder_control *cntl) encoder_control_dig1_v1() argument
210 encoder_control_dig2_v1( struct bios_parser *bp, struct bp_encoder_control *cntl) encoder_control_dig2_v1() argument
225 encoder_control_digx_v3( struct bios_parser *bp, struct bp_encoder_control *cntl) encoder_control_digx_v3() argument
271 encoder_control_digx_v4( struct bios_parser *bp, struct bp_encoder_control *cntl) encoder_control_digx_v4() argument
317 encoder_control_digx_v5( struct bios_parser *bp, struct bp_encoder_control *cntl) encoder_control_digx_v5() argument
430 transmitter_control_v2( struct bios_parser *bp, struct bp_transmitter_control *cntl) transmitter_control_v2() argument
550 transmitter_control_v3( struct bios_parser *bp, struct bp_transmitter_control *cntl) transmitter_control_v3() argument
684 transmitter_control_v4( struct bios_parser *bp, struct bp_transmitter_control *cntl) transmitter_control_v4() argument
807 transmitter_control_v1_5( struct bios_parser *bp, struct bp_transmitter_control *cntl) transmitter_control_v1_5() argument
868 transmitter_control_v1_6( struct bios_parser *bp, struct bp_transmitter_control *cntl) transmitter_control_v1_6() argument
2186 external_encoder_control_v3( struct bios_parser *bp, struct bp_external_encoder_control *cntl) external_encoder_control_v3() argument
[all...]
H A Dcommand_table2.c90 struct bp_encoder_control *cntl);
94 struct bp_encoder_control *cntl);
135 struct bp_encoder_control *cntl) in encoder_control_digx_v1_5()
140 params.digid = (uint8_t)(cntl->engine_id); in encoder_control_digx_v1_5()
141 params.action = bp->cmd_helper->encoder_action_to_atom(cntl->action); in encoder_control_digx_v1_5()
143 params.pclk_10khz = cntl->pixel_clock / 10; in encoder_control_digx_v1_5()
146 cntl->signal, in encoder_control_digx_v1_5()
147 cntl->enable_dp_audio)); in encoder_control_digx_v1_5()
148 params.lanenum = (uint8_t)(cntl->lanes_number); in encoder_control_digx_v1_5()
150 switch (cntl in encoder_control_digx_v1_5()
133 encoder_control_digx_v1_5( struct bios_parser *bp, struct bp_encoder_control *cntl) encoder_control_digx_v1_5() argument
197 encoder_control_fallback( struct bios_parser *bp, struct bp_encoder_control *cntl) encoder_control_fallback() argument
264 transmitter_control_v1_6( struct bios_parser *bp, struct bp_transmitter_control *cntl) transmitter_control_v1_6() argument
307 transmitter_control_fallback( struct bios_parser *bp, struct bp_transmitter_control *cntl) transmitter_control_fallback() argument
675 external_encoder_control_v3( struct bios_parser *bp, struct bp_external_encoder_control *cntl) external_encoder_control_v3() argument
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/bios/
H A Dcommand_table.c106 struct bp_encoder_control *cntl);
110 struct bp_encoder_control *cntl);
114 struct bp_encoder_control *cntl);
143 struct bp_encoder_control *cntl);
146 struct bp_encoder_control *cntl);
149 struct bp_encoder_control *cntl);
170 struct bp_encoder_control *cntl) in encoder_control_dig_v1()
175 if (cntl != NULL) in encoder_control_dig_v1()
176 switch (cntl->engine_id) { in encoder_control_dig_v1()
180 cmd_tbl->encoder_control_dig1(bp, cntl); in encoder_control_dig_v1()
168 encoder_control_dig_v1( struct bios_parser *bp, struct bp_encoder_control *cntl) encoder_control_dig_v1() argument
195 encoder_control_dig1_v1( struct bios_parser *bp, struct bp_encoder_control *cntl) encoder_control_dig1_v1() argument
210 encoder_control_dig2_v1( struct bios_parser *bp, struct bp_encoder_control *cntl) encoder_control_dig2_v1() argument
225 encoder_control_digx_v3( struct bios_parser *bp, struct bp_encoder_control *cntl) encoder_control_digx_v3() argument
271 encoder_control_digx_v4( struct bios_parser *bp, struct bp_encoder_control *cntl) encoder_control_digx_v4() argument
317 encoder_control_digx_v5( struct bios_parser *bp, struct bp_encoder_control *cntl) encoder_control_digx_v5() argument
430 transmitter_control_v2( struct bios_parser *bp, struct bp_transmitter_control *cntl) transmitter_control_v2() argument
551 transmitter_control_v3( struct bios_parser *bp, struct bp_transmitter_control *cntl) transmitter_control_v3() argument
685 transmitter_control_v4( struct bios_parser *bp, struct bp_transmitter_control *cntl) transmitter_control_v4() argument
808 transmitter_control_v1_5( struct bios_parser *bp, struct bp_transmitter_control *cntl) transmitter_control_v1_5() argument
869 transmitter_control_v1_6( struct bios_parser *bp, struct bp_transmitter_control *cntl) transmitter_control_v1_6() argument
2208 external_encoder_control_v3( struct bios_parser *bp, struct bp_external_encoder_control *cntl) external_encoder_control_v3() argument
[all...]
H A Dcommand_table2.c88 struct bp_encoder_control *cntl);
92 struct bp_encoder_control *cntl);
131 struct bp_encoder_control *cntl) in encoder_control_digx_v1_5()
136 params.digid = (uint8_t)(cntl->engine_id); in encoder_control_digx_v1_5()
137 params.action = bp->cmd_helper->encoder_action_to_atom(cntl->action); in encoder_control_digx_v1_5()
139 params.pclk_10khz = cntl->pixel_clock / 10; in encoder_control_digx_v1_5()
142 cntl->signal, in encoder_control_digx_v1_5()
143 cntl->enable_dp_audio)); in encoder_control_digx_v1_5()
144 params.lanenum = (uint8_t)(cntl->lanes_number); in encoder_control_digx_v1_5()
146 switch (cntl in encoder_control_digx_v1_5()
129 encoder_control_digx_v1_5( struct bios_parser *bp, struct bp_encoder_control *cntl) encoder_control_digx_v1_5() argument
193 encoder_control_fallback( struct bios_parser *bp, struct bp_encoder_control *cntl) encoder_control_fallback() argument
265 transmitter_control_v1_6( struct bios_parser *bp, struct bp_transmitter_control *cntl) transmitter_control_v1_6() argument
327 transmitter_control_v1_7( struct bios_parser *bp, struct bp_transmitter_control *cntl) transmitter_control_v1_7() argument
375 transmitter_control_fallback( struct bios_parser *bp, struct bp_transmitter_control *cntl) transmitter_control_fallback() argument
741 external_encoder_control_v3( struct bios_parser *bp, struct bp_external_encoder_control *cntl) external_encoder_control_v3() argument
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_link_encoder.c99 struct bp_transmitter_control *cntl) in link_transmitter_control()
104 result = bp->funcs->transmitter_control(bp, cntl); in link_transmitter_control()
835 struct bp_transmitter_control cntl = { 0 }; in dcn10_link_encoder_hw_init() local
838 cntl.action = TRANSMITTER_CONTROL_INIT; in dcn10_link_encoder_hw_init()
839 cntl.engine_id = ENGINE_ID_UNKNOWN; in dcn10_link_encoder_hw_init()
840 cntl.transmitter = enc10->base.transmitter; in dcn10_link_encoder_hw_init()
841 cntl.connector_obj_id = enc10->base.connector; in dcn10_link_encoder_hw_init()
842 cntl.lanes_number = LANE_COUNT_FOUR; in dcn10_link_encoder_hw_init()
843 cntl.coherent = false; in dcn10_link_encoder_hw_init()
844 cntl in dcn10_link_encoder_hw_init()
97 link_transmitter_control( struct dcn10_link_encoder *enc10, struct bp_transmitter_control *cntl) link_transmitter_control() argument
929 struct bp_transmitter_control cntl = { 0 }; dcn10_link_encoder_enable_tmds_output() local
965 struct bp_transmitter_control cntl = { 0 }; dcn10_link_encoder_enable_dp_output() local
1004 struct bp_transmitter_control cntl = { 0 }; dcn10_link_encoder_enable_dp_mst_output() local
1044 struct bp_transmitter_control cntl = { 0 }; dcn10_link_encoder_disable_output() local
1093 struct bp_transmitter_control cntl = { 0 }; dcn10_link_encoder_dp_set_lane_settings() local
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_link_encoder.c95 struct bp_transmitter_control *cntl) in link_transmitter_control()
100 result = bp->funcs->transmitter_control(bp, cntl); in link_transmitter_control()
832 struct bp_transmitter_control cntl = { 0 }; in dcn10_link_encoder_hw_init() local
835 cntl.action = TRANSMITTER_CONTROL_INIT; in dcn10_link_encoder_hw_init()
836 cntl.engine_id = ENGINE_ID_UNKNOWN; in dcn10_link_encoder_hw_init()
837 cntl.transmitter = enc10->base.transmitter; in dcn10_link_encoder_hw_init()
838 cntl.connector_obj_id = enc10->base.connector; in dcn10_link_encoder_hw_init()
839 cntl.lanes_number = LANE_COUNT_FOUR; in dcn10_link_encoder_hw_init()
840 cntl.coherent = false; in dcn10_link_encoder_hw_init()
841 cntl in dcn10_link_encoder_hw_init()
93 link_transmitter_control( struct dcn10_link_encoder *enc10, struct bp_transmitter_control *cntl) link_transmitter_control() argument
926 struct bp_transmitter_control cntl = { 0 }; dcn10_link_encoder_enable_tmds_output() local
977 struct bp_transmitter_control cntl = { 0 }; dcn10_link_encoder_enable_dp_output() local
1016 struct bp_transmitter_control cntl = { 0 }; dcn10_link_encoder_enable_dp_mst_output() local
1056 struct bp_transmitter_control cntl = { 0 }; dcn10_link_encoder_disable_output() local
1106 struct bp_transmitter_control cntl = { 0 }; dcn10_link_encoder_dp_set_lane_settings() local
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/pl111/
H A Dpl111_display.c131 u32 cntl; in pl111_display_enable() local
242 cntl = CNTL_LCDEN | CNTL_LCDMONO8; in pl111_display_enable()
245 cntl = CNTL_LCDEN | CNTL_LCDTFT | CNTL_LCDVCOMP(1); in pl111_display_enable()
249 cntl |= CNTL_ST_CDWID_24; in pl111_display_enable()
261 cntl |= CNTL_ST_LCDBPP24_PACKED | CNTL_BGR; in pl111_display_enable()
266 cntl |= CNTL_ST_LCDBPP24_PACKED; in pl111_display_enable()
271 cntl |= CNTL_LCDBPP24 | CNTL_BGR; in pl111_display_enable()
273 cntl |= CNTL_LCDBPP24; in pl111_display_enable()
278 cntl |= CNTL_LCDBPP24; in pl111_display_enable()
280 cntl | in pl111_display_enable()
361 u32 cntl; pl111_display_disable() local
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/pl111/
H A Dpl111_display.c132 u32 cntl; in pl111_display_enable() local
243 cntl = CNTL_LCDEN | CNTL_LCDMONO8; in pl111_display_enable()
246 cntl = CNTL_LCDEN | CNTL_LCDTFT | CNTL_LCDVCOMP(1); in pl111_display_enable()
250 cntl |= CNTL_ST_CDWID_24; in pl111_display_enable()
262 cntl |= CNTL_ST_LCDBPP24_PACKED | CNTL_BGR; in pl111_display_enable()
267 cntl |= CNTL_ST_LCDBPP24_PACKED; in pl111_display_enable()
272 cntl |= CNTL_LCDBPP24 | CNTL_BGR; in pl111_display_enable()
274 cntl |= CNTL_LCDBPP24; in pl111_display_enable()
279 cntl |= CNTL_LCDBPP24; in pl111_display_enable()
281 cntl | in pl111_display_enable()
362 u32 cntl; pl111_display_disable() local
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn31/
H A Ddcn31_hpo_dp_link_encoder.c490 struct bp_transmitter_control *cntl) in link_transmitter_control()
495 result = bp->funcs->transmitter_control(bp, cntl); in link_transmitter_control()
508 struct bp_transmitter_control cntl = { 0 }; in dcn31_hpo_dp_link_enc_enable_dp_output() local
518 cntl.action = TRANSMITTER_CONTROL_ENABLE; in dcn31_hpo_dp_link_enc_enable_dp_output()
519 cntl.engine_id = ENGINE_ID_UNKNOWN; in dcn31_hpo_dp_link_enc_enable_dp_output()
520 cntl.transmitter = enc3->base.transmitter; in dcn31_hpo_dp_link_enc_enable_dp_output()
521 //cntl.pll_id = clock_source; in dcn31_hpo_dp_link_enc_enable_dp_output()
522 cntl.signal = SIGNAL_TYPE_DISPLAY_PORT_MST; in dcn31_hpo_dp_link_enc_enable_dp_output()
523 cntl.lanes_number = link_settings->lane_count; in dcn31_hpo_dp_link_enc_enable_dp_output()
524 cntl in dcn31_hpo_dp_link_enc_enable_dp_output()
488 link_transmitter_control( struct dcn31_hpo_dp_link_encoder *enc3, struct bp_transmitter_control *cntl) link_transmitter_control() argument
543 struct bp_transmitter_control cntl = { 0 }; dcn31_hpo_dp_link_enc_disable_output() local
571 struct bp_transmitter_control cntl = { 0 }; dcn31_hpo_dp_link_enc_set_ffe() local
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn314/
H A Ddcn314_dio_stream_encoder.c104 struct bp_encoder_control cntl = {0}; in enc314_stream_encoder_dvi_set_stream_attribute() local
106 cntl.action = ENCODER_CONTROL_SETUP; in enc314_stream_encoder_dvi_set_stream_attribute()
107 cntl.engine_id = enc1->base.id; in enc314_stream_encoder_dvi_set_stream_attribute()
108 cntl.signal = is_dual_link ? in enc314_stream_encoder_dvi_set_stream_attribute()
110 cntl.enable_dp_audio = false; in enc314_stream_encoder_dvi_set_stream_attribute()
111 cntl.pixel_clock = crtc_timing->pix_clk_100hz / 10; in enc314_stream_encoder_dvi_set_stream_attribute()
112 cntl.lanes_number = (is_dual_link) ? LANE_COUNT_EIGHT : LANE_COUNT_FOUR; in enc314_stream_encoder_dvi_set_stream_attribute()
115 enc1->base.bp, &cntl) != BP_RESULT_OK) in enc314_stream_encoder_dvi_set_stream_attribute()
145 struct bp_encoder_control cntl = {0}; in enc314_stream_encoder_hdmi_set_stream_attribute() local
147 cntl in enc314_stream_encoder_hdmi_set_stream_attribute()
[all...]
/kernel/linux/linux-5.10/arch/arm/mach-omap1/
H A Dtime.c63 u32 cntl; /* CNTL_TIMER, R/W */ member
82 writel(readl(&timer->cntl) | MPU_TIMER_AR, &timer->cntl); in omap_mpu_set_autoreset()
89 writel(readl(&timer->cntl) & ~MPU_TIMER_AR, &timer->cntl); in omap_mpu_remove_autoreset()
101 writel(MPU_TIMER_CLOCK_ENABLE, &timer->cntl); in omap_mpu_timer_start()
105 writel(timerflags, &timer->cntl); in omap_mpu_timer_start()
112 writel(readl(&timer->cntl) & ~MPU_TIMER_ST, &timer->cntl); in omap_mpu_timer_stop()
/kernel/linux/linux-6.6/arch/arm/mach-omap1/
H A Dtime.c65 u32 cntl; /* CNTL_TIMER, R/W */ member
84 writel(readl(&timer->cntl) | MPU_TIMER_AR, &timer->cntl); in omap_mpu_set_autoreset()
91 writel(readl(&timer->cntl) & ~MPU_TIMER_AR, &timer->cntl); in omap_mpu_remove_autoreset()
103 writel(MPU_TIMER_CLOCK_ENABLE, &timer->cntl); in omap_mpu_timer_start()
107 writel(timerflags, &timer->cntl); in omap_mpu_timer_start()
114 writel(readl(&timer->cntl) & ~MPU_TIMER_ST, &timer->cntl); in omap_mpu_timer_stop()
/kernel/linux/linux-6.6/drivers/gpu/drm/i915/display/
H A Dintel_cursor.c185 u32 cntl = 0; in i845_cursor_ctl_crtc() local
188 cntl |= CURSOR_PIPE_GAMMA_ENABLE; in i845_cursor_ctl_crtc()
190 return cntl; in i845_cursor_ctl_crtc()
262 u32 cntl = 0, base = 0, pos = 0, size = 0; in i845_cursor_update_arm() local
268 cntl = plane_state->ctl | in i845_cursor_update_arm()
282 plane->cursor.cntl != cntl) { in i845_cursor_update_arm()
287 intel_de_write_fw(dev_priv, CURCNTR(PIPE_A), cntl); in i845_cursor_update_arm()
291 plane->cursor.cntl = cntl; in i845_cursor_update_arm()
337 u32 cntl = 0; i9xx_cursor_ctl_crtc() local
359 u32 cntl = 0; i9xx_cursor_ctl() local
494 u32 cntl = 0, base = 0, pos = 0, fbc_ctl = 0; i9xx_cursor_update_arm() local
[all...]
/kernel/linux/linux-5.10/drivers/spi/
H A Dspi-bcm2835aux.c93 u32 cntl[2]; member
250 bcm2835aux_wr(bs, BCM2835_AUX_SPI_CNTL1, bs->cntl[1] | in bcm2835aux_spi_interrupt()
256 bcm2835aux_wr(bs, BCM2835_AUX_SPI_CNTL1, bs->cntl[1]); in bcm2835aux_spi_interrupt()
270 bcm2835aux_wr(bs, BCM2835_AUX_SPI_CNTL1, bs->cntl[1] | in __bcm2835aux_spi_transfer_one_irq()
288 bcm2835aux_wr(bs, BCM2835_AUX_SPI_CNTL1, bs->cntl[1]); in bcm2835aux_spi_transfer_one_irq()
289 bcm2835aux_wr(bs, BCM2835_AUX_SPI_CNTL0, bs->cntl[0]); in bcm2835aux_spi_transfer_one_irq()
314 bcm2835aux_wr(bs, BCM2835_AUX_SPI_CNTL1, bs->cntl[1]); in bcm2835aux_spi_transfer_one_poll()
315 bcm2835aux_wr(bs, BCM2835_AUX_SPI_CNTL0, bs->cntl[0]); in bcm2835aux_spi_transfer_one_poll()
373 bs->cntl[0] &= ~(BCM2835_AUX_SPI_CNTL0_SPEED); in bcm2835aux_spi_transfer_one()
375 bs->cntl[ in bcm2835aux_spi_transfer_one()
[all...]
/kernel/linux/linux-6.6/drivers/spi/
H A Dspi-bcm2835aux.c90 u32 cntl[2]; member
247 bcm2835aux_wr(bs, BCM2835_AUX_SPI_CNTL1, bs->cntl[1] | in bcm2835aux_spi_interrupt()
253 bcm2835aux_wr(bs, BCM2835_AUX_SPI_CNTL1, bs->cntl[1]); in bcm2835aux_spi_interrupt()
267 bcm2835aux_wr(bs, BCM2835_AUX_SPI_CNTL1, bs->cntl[1] | in __bcm2835aux_spi_transfer_one_irq()
285 bcm2835aux_wr(bs, BCM2835_AUX_SPI_CNTL1, bs->cntl[1]); in bcm2835aux_spi_transfer_one_irq()
286 bcm2835aux_wr(bs, BCM2835_AUX_SPI_CNTL0, bs->cntl[0]); in bcm2835aux_spi_transfer_one_irq()
311 bcm2835aux_wr(bs, BCM2835_AUX_SPI_CNTL1, bs->cntl[1]); in bcm2835aux_spi_transfer_one_poll()
312 bcm2835aux_wr(bs, BCM2835_AUX_SPI_CNTL0, bs->cntl[0]); in bcm2835aux_spi_transfer_one_poll()
370 bs->cntl[0] &= ~(BCM2835_AUX_SPI_CNTL0_SPEED); in bcm2835aux_spi_transfer_one()
372 bs->cntl[ in bcm2835aux_spi_transfer_one()
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdkfd/
H A Dkfd_dbgdev.c233 union TCP_WATCH_CNTL_BITS *cntl, in dbgdev_address_watch_set_registers()
241 cntl->u32All = 0; in dbgdev_address_watch_set_registers()
244 cntl->bitfields.mask = in dbgdev_address_watch_set_registers()
248 cntl->bitfields.mask = ADDRESS_WATCH_REG_CNTL_DEFAULT_MASK; in dbgdev_address_watch_set_registers()
257 cntl->bitfields.mode = adw_info->watch_mode[index]; in dbgdev_address_watch_set_registers()
258 cntl->bitfields.vmid = (uint32_t) vmid; in dbgdev_address_watch_set_registers()
260 cntl->u32All |= ADDRESS_WATCH_REG_CNTL_ATC_BIT; in dbgdev_address_watch_set_registers()
262 pr_debug("\t\t%20s %08x\n", "set reg mask :", cntl->bitfields.mask); in dbgdev_address_watch_set_registers()
274 union TCP_WATCH_CNTL_BITS cntl; in dbgdev_address_watch_nodiq() local
288 cntl in dbgdev_address_watch_nodiq()
229 dbgdev_address_watch_set_registers( const struct dbg_address_watch_info *adw_info, union TCP_WATCH_ADDR_H_BITS *addrHi, union TCP_WATCH_ADDR_L_BITS *addrLo, union TCP_WATCH_CNTL_BITS *cntl, unsigned int index, unsigned int vmid) dbgdev_address_watch_set_registers() argument
341 union TCP_WATCH_CNTL_BITS cntl; dbgdev_address_watch_diq() local
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn32/
H A Ddcn32_dio_stream_encoder.c71 struct bp_encoder_control cntl = {0}; in enc32_stream_encoder_dvi_set_stream_attribute() local
73 cntl.action = ENCODER_CONTROL_SETUP; in enc32_stream_encoder_dvi_set_stream_attribute()
74 cntl.engine_id = enc1->base.id; in enc32_stream_encoder_dvi_set_stream_attribute()
75 cntl.signal = is_dual_link ? in enc32_stream_encoder_dvi_set_stream_attribute()
77 cntl.enable_dp_audio = false; in enc32_stream_encoder_dvi_set_stream_attribute()
78 cntl.pixel_clock = crtc_timing->pix_clk_100hz / 10; in enc32_stream_encoder_dvi_set_stream_attribute()
79 cntl.lanes_number = (is_dual_link) ? LANE_COUNT_EIGHT : LANE_COUNT_FOUR; in enc32_stream_encoder_dvi_set_stream_attribute()
82 enc1->base.bp, &cntl) != BP_RESULT_OK) in enc32_stream_encoder_dvi_set_stream_attribute()
112 struct bp_encoder_control cntl = {0}; in enc32_stream_encoder_hdmi_set_stream_attribute() local
114 cntl in enc32_stream_encoder_hdmi_set_stream_attribute()
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce100/
H A Ddce100_hw_sequencer.c79 enum bp_pipe_control_action cntl; in dce100_enable_display_power_gating() local
83 cntl = ASIC_PIPE_INIT; in dce100_enable_display_power_gating()
85 cntl = ASIC_PIPE_ENABLE; in dce100_enable_display_power_gating()
87 cntl = ASIC_PIPE_DISABLE; in dce100_enable_display_power_gating()
92 dcb, controller_id + 1, cntl); in dce100_enable_display_power_gating()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce112/
H A Ddce112_hw_sequencer.c120 enum bp_pipe_control_action cntl; in dce112_enable_display_power_gating() local
127 cntl = ASIC_PIPE_INIT; in dce112_enable_display_power_gating()
129 cntl = ASIC_PIPE_ENABLE; in dce112_enable_display_power_gating()
131 cntl = ASIC_PIPE_DISABLE; in dce112_enable_display_power_gating()
136 dcb, controller_id + 1, cntl); in dce112_enable_display_power_gating()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dce100/
H A Ddce100_hw_sequencer.c79 enum bp_pipe_control_action cntl; in dce100_enable_display_power_gating() local
83 cntl = ASIC_PIPE_INIT; in dce100_enable_display_power_gating()
85 cntl = ASIC_PIPE_ENABLE; in dce100_enable_display_power_gating()
87 cntl = ASIC_PIPE_DISABLE; in dce100_enable_display_power_gating()
92 dcb, controller_id + 1, cntl); in dce100_enable_display_power_gating()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dce112/
H A Ddce112_hw_sequencer.c120 enum bp_pipe_control_action cntl; in dce112_enable_display_power_gating() local
124 cntl = ASIC_PIPE_INIT; in dce112_enable_display_power_gating()
126 cntl = ASIC_PIPE_ENABLE; in dce112_enable_display_power_gating()
128 cntl = ASIC_PIPE_DISABLE; in dce112_enable_display_power_gating()
133 dcb, controller_id + 1, cntl); in dce112_enable_display_power_gating()
/kernel/linux/linux-5.10/drivers/tty/serial/8250/
H A D8250_bcm2835aux.c39 * @cntl: cached copy of CNTL register
44 u32 cntl; member
52 data->cntl &= ~BCM2835_AUX_UART_CNTL_RXEN; in bcm2835aux_rs485_start_tx()
53 serial_out(up, BCM2835_AUX_UART_CNTL, data->cntl); in bcm2835aux_rs485_start_tx()
76 data->cntl |= BCM2835_AUX_UART_CNTL_RXEN; in bcm2835aux_rs485_stop_tx()
77 serial_out(up, BCM2835_AUX_UART_CNTL, data->cntl); in bcm2835aux_rs485_stop_tx()
107 data->cntl = BCM2835_AUX_UART_CNTL_RXEN | BCM2835_AUX_UART_CNTL_TXEN; in bcm2835aux_serial_probe()

Completed in 20 milliseconds

1234