Searched refs:cfgcr2 (Results 1 - 6 of 6) sorted by relevance
| /kernel/linux/linux-5.10/drivers/gpu/drm/i915/display/ |
| H A D | intel_dpll_mgr.c | 1132 i915_reg_t ctl, cfgcr1, cfgcr2; member
1146 .cfgcr2 = DPLL_CFGCR2(SKL_DPLL1),
1152 .cfgcr2 = DPLL_CFGCR2(SKL_DPLL2),
1158 .cfgcr2 = DPLL_CFGCR2(SKL_DPLL3),
1188 intel_de_write(dev_priv, regs[id].cfgcr2, pll->state.hw_state.cfgcr2); in skl_ddi_pll_enable()
1190 intel_de_posting_read(dev_priv, regs[id].cfgcr2); in skl_ddi_pll_enable()
1250 hw_state->cfgcr2 = intel_de_read(dev_priv, regs[id].cfgcr2); in skl_ddi_pll_get_hw_state()
1544 u32 ctrl1, cfgcr1, cfgcr2; in skl_ddi_hdmi_pll_dividers() local
[all...] |
| H A D | intel_dpll_mgr.h | 188 u32 cfgcr1, cfgcr2; member
|
| H A D | intel_display.c | 13997 PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr2); in intel_pipe_config_compare()
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/i915/display/ |
| H A D | intel_dpll_mgr.c | 1238 i915_reg_t ctl, cfgcr1, cfgcr2; member
1252 .cfgcr2 = DPLL_CFGCR2(SKL_DPLL1),
1258 .cfgcr2 = DPLL_CFGCR2(SKL_DPLL2),
1264 .cfgcr2 = DPLL_CFGCR2(SKL_DPLL3),
1288 intel_de_write(dev_priv, regs[id].cfgcr2, pll->state.hw_state.cfgcr2); in skl_ddi_pll_enable()
1290 intel_de_posting_read(dev_priv, regs[id].cfgcr2); in skl_ddi_pll_enable()
1348 hw_state->cfgcr2 = intel_de_read(dev_priv, regs[id].cfgcr2); in skl_ddi_pll_get_hw_state()
1637 p0 = pll_state->cfgcr2 in skl_ddi_wrpll_get_freq()
1705 u32 ctrl1, cfgcr1, cfgcr2; skl_ddi_hdmi_pll_dividers() local
[all...] |
| H A D | intel_dpll_mgr.h | 198 u32 cfgcr1, cfgcr2; member
|
| H A D | intel_display.c | 5324 PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr2); in intel_pipe_config_compare()
|
Completed in 42 milliseconds