Home
last modified time | relevance | path

Searched refs:cfg_val (Results 1 - 16 of 16) sorted by relevance

/kernel/linux/linux-5.10/sound/x86/
H A Dintel_hdmi_audio.c351 union aud_cfg cfg_val = {.regval = 0}; in had_init_audio_ctrl() local
363 cfg_val.regx.num_ch = channels - 2; in had_init_audio_ctrl()
365 cfg_val.regx.layout = LAYOUT0; in had_init_audio_ctrl()
367 cfg_val.regx.layout = LAYOUT1; in had_init_audio_ctrl()
370 cfg_val.regx.packet_mode = 1; in had_init_audio_ctrl()
373 cfg_val.regx.left_align = 1; in had_init_audio_ctrl()
375 cfg_val.regx.val_bit = 1; in had_init_audio_ctrl()
379 cfg_val.regx.dp_modei = 1; in had_init_audio_ctrl()
380 cfg_val.regx.set = 1; in had_init_audio_ctrl()
383 had_write_register(intelhaddata, AUD_CONFIG, cfg_val in had_init_audio_ctrl()
[all...]
/kernel/linux/linux-6.6/sound/x86/
H A Dintel_hdmi_audio.c353 union aud_cfg cfg_val = {.regval = 0}; in had_init_audio_ctrl() local
365 cfg_val.regx.num_ch = channels - 2; in had_init_audio_ctrl()
367 cfg_val.regx.layout = LAYOUT0; in had_init_audio_ctrl()
369 cfg_val.regx.layout = LAYOUT1; in had_init_audio_ctrl()
372 cfg_val.regx.packet_mode = 1; in had_init_audio_ctrl()
375 cfg_val.regx.left_align = 1; in had_init_audio_ctrl()
377 cfg_val.regx.val_bit = 1; in had_init_audio_ctrl()
381 cfg_val.regx.dp_modei = 1; in had_init_audio_ctrl()
382 cfg_val.regx.set = 1; in had_init_audio_ctrl()
385 had_write_register(intelhaddata, AUD_CONFIG, cfg_val in had_init_audio_ctrl()
[all...]
/kernel/linux/linux-5.10/drivers/pinctrl/bcm/
H A Dpinctrl-bcm281xx.c1338 u32 cfg_val, cfg_mask; in bcm281xx_pinctrl_pin_config_set() local
1341 cfg_val = 0; in bcm281xx_pinctrl_pin_config_set()
1349 num_configs, &cfg_val, &cfg_mask); in bcm281xx_pinctrl_pin_config_set()
1354 num_configs, &cfg_val, &cfg_mask); in bcm281xx_pinctrl_pin_config_set()
1359 num_configs, &cfg_val, &cfg_mask); in bcm281xx_pinctrl_pin_config_set()
1374 __func__, pdata->pins[pin].name, pin, cfg_val, cfg_mask); in bcm281xx_pinctrl_pin_config_set()
1376 rc = regmap_update_bits(pdata->regmap, offset, cfg_mask, cfg_val); in bcm281xx_pinctrl_pin_config_set()
/kernel/linux/linux-6.6/drivers/pinctrl/bcm/
H A Dpinctrl-bcm281xx.c1331 u32 cfg_val, cfg_mask; in bcm281xx_pinctrl_pin_config_set() local
1334 cfg_val = 0; in bcm281xx_pinctrl_pin_config_set()
1342 num_configs, &cfg_val, &cfg_mask); in bcm281xx_pinctrl_pin_config_set()
1347 num_configs, &cfg_val, &cfg_mask); in bcm281xx_pinctrl_pin_config_set()
1352 num_configs, &cfg_val, &cfg_mask); in bcm281xx_pinctrl_pin_config_set()
1367 __func__, pdata->pins[pin].name, pin, cfg_val, cfg_mask); in bcm281xx_pinctrl_pin_config_set()
1369 rc = regmap_update_bits(pdata->regmap, offset, cfg_mask, cfg_val); in bcm281xx_pinctrl_pin_config_set()
/kernel/linux/linux-5.10/drivers/soc/xilinx/
H A Dxlnx_vcu.c299 u32 cfg_val, mod, ctrl; in xvcu_set_vcu_pll_info() local
428 cfg_val = (found->res << VCU_PLL_CFG_RES_SHIFT) | in xvcu_set_vcu_pll_info()
433 xvcu_write(xvcu->vcu_slcr_ba, VCU_PLL_CFG, cfg_val); in xvcu_set_vcu_pll_info()
/kernel/linux/linux-6.6/drivers/clk/xilinx/
H A Dxlnx_vcu.c290 u32 cfg_val; in xvcu_pll_set_div() local
301 cfg_val = FIELD_PREP(VCU_PLL_CFG_RES, cfg->res) | in xvcu_pll_set_div()
306 xvcu_write(base, VCU_PLL_CFG, cfg_val); in xvcu_pll_set_div()
/kernel/linux/linux-6.6/include/linux/
H A Dresctrl.h216 u32 closid, enum resctrl_conf_type t, u32 cfg_val);
/kernel/linux/linux-6.6/arch/x86/kernel/cpu/resctrl/
H A Dctrlmondata.c285 u32 closid, enum resctrl_conf_type t, u32 cfg_val) in resctrl_arch_update_one()
295 hw_dom->ctrl_val[idx] = cfg_val; in resctrl_arch_update_one()
284 resctrl_arch_update_one(struct rdt_resource *r, struct rdt_domain *d, u32 closid, enum resctrl_conf_type t, u32 cfg_val) resctrl_arch_update_one() argument
/kernel/linux/linux-5.10/arch/loongarch/kernel/
H A Dptrace.c225 u32 cfg_val; in cfg_get() local
229 cfg_val = read_cpucfg(i++); in cfg_get()
230 r = membuf_write(&to, &cfg_val, sizeof(u32)); in cfg_get()
/kernel/linux/linux-6.6/drivers/media/i2c/
H A Dtc358746.c464 static u32 tc358746_cfg_to_cnt(unsigned int cfg_val, in tc358746_cfg_to_cnt() argument
468 return DIV_ROUND_UP(cfg_val * clk_mhz, time_base); in tc358746_cfg_to_cnt()
471 static u32 tc358746_ps_to_cnt(unsigned int cfg_val, in tc358746_ps_to_cnt() argument
474 return tc358746_cfg_to_cnt(cfg_val, clk_mhz, USEC_PER_SEC); in tc358746_ps_to_cnt()
477 static u32 tc358746_us_to_cnt(unsigned int cfg_val, in tc358746_us_to_cnt() argument
480 return tc358746_cfg_to_cnt(cfg_val, clk_mhz, 1); in tc358746_us_to_cnt()
/kernel/linux/linux-6.6/drivers/misc/cardreader/
H A Drtsx_pcr.c1348 u16 cfg_val; in rtsx_pci_init_chip() local
1418 pcie_capability_read_word(pcr->pci, PCI_EXP_LNKCTL, &cfg_val); in rtsx_pci_init_chip()
1419 if (cfg_val & PCI_EXP_LNKCTL_ASPM_L1) in rtsx_pci_init_chip()
1456 pcie_capability_read_word(pcr->pci, PCI_EXP_DEVCTL2, &cfg_val); in rtsx_pci_init_chip()
1457 if (cfg_val & PCI_EXP_DEVCTL2_LTR_EN) { in rtsx_pci_init_chip()
/kernel/linux/linux-6.6/arch/loongarch/kernel/
H A Dptrace.c234 u32 cfg_val; in cfg_get() local
238 cfg_val = read_cpucfg(i++); in cfg_get()
239 r = membuf_write(&to, &cfg_val, sizeof(u32)); in cfg_get()
/kernel/linux/linux-5.10/drivers/parisc/
H A Dsba_iommu.c1642 unsigned long cfg_val; in sba_hw_init() local
1645 cfg_val = READ_REG(rope_cfg); in sba_hw_init()
1646 cfg_val &= ~IOC_ROPE_AO; in sba_hw_init()
1647 WRITE_REG(cfg_val, rope_cfg); in sba_hw_init()
/kernel/linux/linux-6.6/drivers/parisc/
H A Dsba_iommu.c1652 unsigned long cfg_val; in sba_hw_init() local
1655 cfg_val = READ_REG(rope_cfg); in sba_hw_init()
1656 cfg_val &= ~IOC_ROPE_AO; in sba_hw_init()
1657 WRITE_REG(cfg_val, rope_cfg); in sba_hw_init()
/kernel/linux/linux-5.10/drivers/net/ethernet/broadcom/
H A Dtg3.c9208 u32 cfg_val; variable
9214 pci_read_config_dword(tp->pdev, 0xc4, &cfg_val);
9216 cfg_val | (1 << 15));
/kernel/linux/linux-6.6/drivers/net/ethernet/broadcom/
H A Dtg3.c9193 u32 cfg_val; variable
9199 pci_read_config_dword(tp->pdev, 0xc4, &cfg_val);
9201 cfg_val | (1 << 15));

Completed in 58 milliseconds